You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

320 lines
8.2 KiB
Makefile

rom: file format elf32-powerpc
Disassembly of section .kernel:
00000000 <_start>:
0: 48 00 04 00 b 400 <boot_start>
...
00000020 <int_020>:
20: 48 00 00 00 b 20 <int_020>
...
00000040 <int_040>:
40: 48 00 00 00 b 40 <int_040>
...
00000060 <int_060>:
60: 48 00 00 00 b 60 <int_060>
...
00000080 <int_080>:
80: 48 00 00 00 b 80 <int_080>
...
000000a0 <int_0A0>:
a0: 48 00 00 00 b a0 <int_0A0>
...
000000c0 <int_0C0>:
c0: 48 00 00 00 b c0 <int_0C0>
...
000000e0 <int_0E0>:
e0: 48 00 00 00 b e0 <int_0E0>
...
00000100 <int_100>:
100: 48 00 00 00 b 100 <int_100>
...
00000120 <int_120>:
120: 48 00 00 00 b 120 <int_120>
...
00000140 <int_140>:
140: 48 00 00 00 b 140 <int_140>
...
00000160 <int_160>:
160: 48 00 00 00 b 160 <int_160>
...
00000180 <int_180>:
180: 48 00 00 00 b 180 <int_180>
...
000001a0 <int_1A0>:
1a0: 48 00 00 00 b 1a0 <int_1A0>
...
000001c0 <int_1C0>:
1c0: 48 00 00 00 b 1c0 <int_1C0>
...
000001e0 <int_1E0>:
1e0: 48 00 00 00 b 1e0 <int_1E0>
...
00000200 <int_200>:
200: 48 00 00 00 b 200 <int_200>
...
00000220 <int_220>:
220: 48 00 00 00 b 220 <int_220>
...
00000240 <int_240>:
240: 48 00 00 00 b 240 <int_240>
...
00000260 <int_260>:
260: 48 00 00 00 b 260 <int_260>
...
00000280 <int_280>:
280: 48 00 00 00 b 280 <int_280>
...
000002a0 <int_2A0>:
2a0: 48 00 00 00 b 2a0 <int_2A0>
...
000002c0 <int_2C0>:
2c0: 48 00 00 00 b 2c0 <int_2C0>
...
000002e0 <int_2E0>:
2e0: 48 00 00 00 b 2e0 <int_2E0>
...
00000300 <int_300>:
300: 48 00 00 00 b 300 <int_300>
...
00000320 <int_320>:
320: 48 00 00 00 b 320 <int_320>
...
00000340 <int_340>:
340: 48 00 00 00 b 340 <int_340>
...
00000400 <boot_start>:
400: 7c be 6a a6 mfspr r5,446
404: 2c 25 00 00 cmpdi r5,0
408: 40 82 00 e0 bne 4e8 <init_t123>
40c: 3c 60 8c 00 lis r3,-29696
410: 38 00 00 1f li r0,31
414: 38 40 00 15 li r2,21
418: 38 80 00 00 li r4,0
41c: 39 00 02 3f li r8,575
420: 7c 7c fb a6 mtspr 1020,r3
424: 7c 40 11 a6 eratwe r2,r0,2
428: 7c 80 09 a6 eratwe r4,r0,1
42c: 7d 00 01 a6 mtfprwa f8,r0
430: 4c 00 01 2c isync
434: 39 40 00 00 li r10,0
438: 65 4a 00 00 oris r10,r10,0
43c: 61 4a 00 3f ori r10,r10,63
440: 38 00 00 1e li r0,30
444: 38 80 00 00 li r4,0
448: 64 84 00 01 oris r4,r4,1
44c: 60 84 00 00 ori r4,r4,0
450: 39 00 00 00 li r8,0
454: 65 08 00 01 oris r8,r8,1
458: 61 08 00 00 ori r8,r8,0
45c: 61 08 02 3f ori r8,r8,575
460: 7d 40 11 a6 eratwe r10,r0,2
464: 7c 80 09 a6 eratwe r4,r0,1
468: 7d 00 01 a6 mtfprwa f8,r0
46c: 4c 00 01 2c isync
470: 3c 60 88 00 lis r3,-30720
474: 38 00 00 0f li r0,15
478: 38 40 00 3f li r2,63
47c: 38 80 00 00 li r4,0
480: 39 00 02 3f li r8,575
484: 7c 7c fb a6 mtspr 1020,r3
488: 7c 40 11 a6 eratwe r2,r0,2
48c: 7c 80 09 a6 eratwe r4,r0,1
490: 7d 00 01 a6 mtfprwa f8,r0
494: 4c 00 01 2c isync
498: 38 00 00 0d li r0,13
49c: 38 80 00 00 li r4,0
4a0: 64 84 00 01 oris r4,r4,1
4a4: 60 84 00 00 ori r4,r4,0
4a8: 39 00 00 00 li r8,0
4ac: 65 08 00 01 oris r8,r8,1
4b0: 61 08 00 00 ori r8,r8,0
4b4: 61 08 02 3f ori r8,r8,575
4b8: 7d 40 11 a6 eratwe r10,r0,2
4bc: 7c 80 09 a6 eratwe r4,r0,1
4c0: 7d 00 01 a6 mtfprwa f8,r0
4c4: 4c 00 01 2c isync
4c8: 48 00 00 04 b 4cc <init_t0>
000004cc <init_t0>:
4cc: 39 40 00 00 li r10,0
4d0: 65 4a 80 02 oris r10,r10,32770
4d4: 61 4a b0 00 ori r10,r10,45056
4d8: 7d 40 01 24 mtmsr r10
4dc: 4c 00 01 2c isync
4e0: 80 20 08 f0 lwz r1,2288(0)
4e4: 48 00 00 20 b 504 <boot_complete>
000004e8 <init_t123>:
4e8: 39 40 00 00 li r10,0
4ec: 65 4a 80 02 oris r10,r10,32770
4f0: 61 4a b0 00 ori r10,r10,45056
4f4: 7d 40 01 24 mtmsr r10
4f8: 4c 00 01 2c isync
4fc: 80 20 08 f4 lwz r1,2292(0)
500: 48 00 00 04 b 504 <boot_complete>
00000504 <boot_complete>:
504: 3c 60 00 00 lis r3,0
508: 60 63 09 00 ori r3,r3,2304
50c: 7c 69 03 a6 mtctr r3
510: 7c 7e 6a a6 mfspr r3,446
514: 4e 80 04 21 bctrl
518: 48 00 02 e4 b 7fc <kernel_return>
...
000007fc <kernel_return>:
7fc: 48 00 00 00 b 7fc <kernel_return>
00000800 <int_800>:
800: 48 00 00 00 b 800 <int_800>
...
00000820 <int_820>:
820: 48 00 00 00 b 820 <int_820>
...
Disassembly of section .bios:
000008f8 <main-0x8>:
8f8: 60 00 00 00 nop
8fc: 60 00 00 00 nop
00000900 <main>:
900: 94 21 ff c0 stwu r1,-64(r1)
904: 90 61 00 38 stw r3,56(r1)
908: 3d 20 00 01 lis r9,1
90c: 81 29 00 00 lwz r9,0(r9)
910: 91 21 00 0c stw r9,12(r1)
914: 81 21 00 38 lwz r9,56(r1)
918: 2c 09 00 00 cmpwi r9,0
91c: 41 82 00 0c beq 928 <main+0x28>
920: 39 20 ff ff li r9,-1
924: 48 00 01 7c b aa0 <main+0x1a0>
928: 3d 20 00 00 lis r9,0
92c: 81 29 0a ac lwz r9,2732(r9)
930: 91 21 00 08 stw r9,8(r1)
934: 48 00 00 28 b 95c <main+0x5c>
938: 81 21 00 0c lwz r9,12(r1)
93c: 39 49 00 04 addi r10,r9,4
940: 91 41 00 0c stw r10,12(r1)
944: 81 41 00 08 lwz r10,8(r1)
948: 81 4a 00 00 lwz r10,0(r10)
94c: 91 49 00 00 stw r10,0(r9)
950: 81 21 00 08 lwz r9,8(r1)
954: 39 29 00 04 addi r9,r9,4
958: 91 21 00 08 stw r9,8(r1)
95c: 3d 20 00 00 lis r9,0
960: 81 29 0a ac lwz r9,2732(r9)
964: 81 41 00 08 lwz r10,8(r1)
968: 7c 0a 48 40 cmplw r10,r9
96c: 41 80 ff cc blt 938 <main+0x38>
970: 3d 20 00 01 lis r9,1
974: 81 29 00 00 lwz r9,0(r9)
978: 91 21 00 08 stw r9,8(r1)
97c: 48 00 00 20 b 99c <main+0x9c>
980: 3d 20 00 01 lis r9,1
984: 81 29 00 00 lwz r9,0(r9)
988: 39 40 00 00 li r10,0
98c: 91 49 00 00 stw r10,0(r9)
990: 81 21 00 08 lwz r9,8(r1)
994: 39 29 00 04 addi r9,r9,4
998: 91 21 00 08 stw r9,8(r1)
99c: 3d 20 00 01 lis r9,1
9a0: 81 29 00 00 lwz r9,0(r9)
9a4: 81 41 00 08 lwz r10,8(r1)
9a8: 7c 0a 48 40 cmplw r10,r9
9ac: 41 80 ff d4 blt 980 <main+0x80>
9b0: 3d 20 03 00 lis r9,768
9b4: 91 21 00 30 stw r9,48(r1)
9b8: 81 21 00 30 lwz r9,48(r1)
9bc: 3c 80 00 00 lis r4,0
9c0: 60 84 00 09 ori r4,r4,9
9c4: 7c 93 4b a6 mtspr 307,r4
9c8: 60 00 00 00 nop
9cc: 39 20 00 00 li r9,0
9d0: 91 21 00 2c stw r9,44(r1)
9d4: 81 21 00 2c lwz r9,44(r1)
9d8: 3c 80 00 00 lis r4,0
9dc: 60 84 00 09 ori r4,r4,9
9e0: 7c 96 03 a6 mtdec r4
9e4: 60 00 00 00 nop
9e8: 39 20 00 00 li r9,0
9ec: 91 21 00 28 stw r9,40(r1)
9f0: 81 21 00 28 lwz r9,40(r1)
9f4: 3c 80 00 00 lis r4,0
9f8: 60 84 00 09 ori r4,r4,9
9fc: 7c 9d 43 a6 mttbu r4
a00: 60 00 00 00 nop
a04: 39 20 00 00 li r9,0
a08: 91 21 00 24 stw r9,36(r1)
a0c: 81 21 00 24 lwz r9,36(r1)
a10: 3c 80 00 00 lis r4,0
a14: 60 84 00 09 ori r4,r4,9
a18: 7c 9c 43 a6 mttbl r4
a1c: 60 00 00 00 nop
a20: 3d 20 fe 00 lis r9,-512
a24: 91 21 00 20 stw r9,32(r1)
a28: 81 21 00 20 lwz r9,32(r1)
a2c: 3c 80 00 00 lis r4,0
a30: 60 84 00 09 ori r4,r4,9
a34: 7c 90 53 a6 mtspr 336,r4
a38: 60 00 00 00 nop
a3c: 7d 36 fa a6 mfspr r9,1014
a40: 91 21 00 1c stw r9,28(r1)
a44: 81 21 00 1c lwz r9,28(r1)
a48: 55 29 05 ac rlwinm r9,r9,0,22,22
a4c: 91 21 00 18 stw r9,24(r1)
a50: 81 21 00 18 lwz r9,24(r1)
a54: 3c 80 00 00 lis r4,0
a58: 60 84 00 09 ori r4,r4,9
a5c: 7c 96 fb a6 mtspr 1014,r4
a60: 60 00 00 00 nop
a64: 39 20 00 00 li r9,0
a68: 91 21 00 14 stw r9,20(r1)
a6c: 81 21 00 14 lwz r9,20(r1)
a70: 3c 80 00 00 lis r4,0
a74: 60 84 00 09 ori r4,r4,9
a78: 7c 90 53 a6 mtspr 336,r4
a7c: 60 00 00 00 nop
a80: 39 20 00 00 li r9,0
a84: 91 21 00 10 stw r9,16(r1)
a88: 81 21 00 10 lwz r9,16(r1)
a8c: 3c 80 00 00 lis r4,0
a90: 60 84 00 09 ori r4,r4,9
a94: 7c 94 53 a6 mtspr 340,r4
a98: 60 00 00 00 nop
a9c: 39 20 00 00 li r9,0
aa0: 7d 23 4b 78 mr r3,r9
aa4: 38 21 00 40 addi r1,r1,64
aa8: 4e 80 00 20 blr