You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

33 lines
846 B
Markdown

# Cocotb Sim Experiments
## Core-only version with partial implementation of Python A2L2 interface
* testbench provides memory using A2 core-L2 interface
```
make -f Makefile.st build |& grep -v Anac
```
## Core+wrapper version with partial implementation of A2Node (direct memory)
* testbench provides memory using simple RAM interface
```
make -f Makefile.node build |& grep -v Anac
```
## Core+wrapper version with implementation of A2Node (Wishbone system bus)
* testbench provides 4B Wishbone memory interface (using cocoext-wishbone for now)
```
make -f Makefile.wb build |& grep -v Anac
``
* update wrapper to include normal Litex, etc. I/O (WB plus ints, config, etc.)
* add Litex core definition (migen)
* can add L2 mem
* can add multiple core intefaces (SMP)
* can add multicore+heterogeneous cores (mixed A2L2, WB-1, WB-2)