You cannot select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
216 lines
8.9 KiB
VHDL
216 lines
8.9 KiB
VHDL
-- © IBM Corp. 2020
|
|
-- Licensed under the Apache License, Version 2.0 (the "License"), as modified by
|
|
-- the terms below; you may not use the files in this repository except in
|
|
-- compliance with the License as modified.
|
|
-- You may obtain a copy of the License at http://www.apache.org/licenses/LICENSE-2.0
|
|
--
|
|
-- Modified Terms:
|
|
--
|
|
-- 1) For the purpose of the patent license granted to you in Section 3 of the
|
|
-- License, the "Work" hereby includes implementations of the work of authorship
|
|
-- in physical form.
|
|
--
|
|
-- 2) Notwithstanding any terms to the contrary in the License, any licenses
|
|
-- necessary for implementation of the Work that are available from OpenPOWER
|
|
-- via the Power ISA End User License Agreement (EULA) are explicitly excluded
|
|
-- hereunder, and may be obtained from OpenPOWER under the terms and conditions
|
|
-- of the EULA.
|
|
--
|
|
-- Unless required by applicable law or agreed to in writing, the reference design
|
|
-- distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
|
|
-- WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License
|
|
-- for the specific language governing permissions and limitations under the License.
|
|
--
|
|
-- Additional rights, including the ability to physically implement a softcore that
|
|
-- is compliant with the required sections of the Power ISA Specification, are
|
|
-- available at no cost under the terms of the OpenPOWER Power ISA EULA, which can be
|
|
-- obtained (along with the Power ISA) here: https://openpowerfoundation.org.
|
|
|
|
-- a2x par/ser scom master
|
|
--
|
|
|
|
library ieee;
|
|
use ieee.std_logic_1164.all;
|
|
use ieee.numeric_std.all;
|
|
|
|
library work;
|
|
use work.all;
|
|
use work.a2x_pkg.all;
|
|
|
|
entity a2x_scom is
|
|
port (
|
|
clk : in std_logic;
|
|
reset_n : in std_logic;
|
|
|
|
req_valid : in std_logic;
|
|
req_id : in std_logic_vector(0 to 3);
|
|
req_addr : in std_logic_vector(0 to 5);
|
|
req_rw : in std_logic;
|
|
req_wr_data : in std_logic_vector(0 to 63);
|
|
|
|
rsp_valid : out std_logic;
|
|
rsp_data : out std_logic_vector(0 to 63);
|
|
|
|
dch_in : in std_logic;
|
|
cch_in : in std_logic;
|
|
dch_out : out std_logic;
|
|
cch_out : out std_logic;
|
|
|
|
err : out std_logic
|
|
);
|
|
end a2x_scom;
|
|
|
|
architecture a2x_scom of a2x_scom is
|
|
|
|
|
|
-- FFs
|
|
|
|
signal scom_seq_d, scom_seq_q : std_logic_vector(0 to 3);
|
|
|
|
signal req_v_d, req_v_q : std_logic;
|
|
signal req_sat_d, req_sat_q : std_logic_vector(0 to 3);
|
|
signal req_addr_d, req_addr_q : std_logic_vector(0 to 5);
|
|
signal req_rw_d, req_rw_q : std_logic;
|
|
signal req_wr_data_d, req_wr_data_q : std_logic_vector(0 to 63);
|
|
|
|
signal rsp_v_d, rsp_v_q : std_logic;
|
|
signal rsp_data_d, rsp_data_q : std_logic;
|
|
|
|
signal cch_in_d, cch_in_q : std_logic_vector(0 to 1);
|
|
signal cch_out_d, cch_out_q : std_logic;
|
|
signal dch_in_d, dch_in_q : std_logic;
|
|
signal dch_out_d, dch_out_q : std_logic;
|
|
signal scom_err_d, scom_err_q : std_logic;
|
|
|
|
-- misc
|
|
signal cch_start : std_logic;
|
|
signal cch_end : std_logic;
|
|
signal scom_reset : std_logic;
|
|
signal scom_seq_err : std_logic;
|
|
|
|
begin
|
|
|
|
|
|
FF: process(clk) begin
|
|
|
|
if rising_edge(clk) then
|
|
|
|
if reset_n = '0' then
|
|
|
|
cch_in_q <= (others => '0');
|
|
cch_out_q <= '0';
|
|
dch_in_q <= '0';
|
|
dch_out_q <= '0';
|
|
scom_seq_q <= (others => '1');
|
|
req_v_q <= '0';
|
|
req_sat_q <= (others => '0');
|
|
req_addr_q <= (others => '0');
|
|
req_rw_q <= '0';
|
|
req_wr_data_q <= (others => '0');
|
|
rsp_v_q <= '0';
|
|
scom_err_q <= '0';
|
|
|
|
else
|
|
|
|
cch_in_q <= cch_in_d;
|
|
cch_out_q <= cch_out_d;
|
|
dch_in_q <= dch_in_d;
|
|
dch_out_q <= dch_out_d;
|
|
scom_seq_q <= scom_seq_d;
|
|
req_v_q <= req_v_d;
|
|
req_sat_q <= req_sat_d;
|
|
req_addr_q <= req_addr_d;
|
|
req_rw_q <= req_rw_d;
|
|
req_wr_data_q <= req_wr_data_d;
|
|
rsp_v_q <= rsp_v_q;
|
|
scom_err_q <= scom_err_d;
|
|
|
|
end if;
|
|
|
|
end if;
|
|
|
|
end process FF;
|
|
|
|
|
|
------------------------------------------------------------------------------------------------------------
|
|
-- SCOM
|
|
------------------------------------------------------------------------------------------------------------
|
|
|
|
-- request
|
|
req_v_d <= req_valid;
|
|
req_sat_d <= req_id;
|
|
req_addr_d <= req_addr;
|
|
req_rw_d <= (req_rw and req_valid) or (req_rw_q and not req_valid);
|
|
req_wr_data_d <= req_wr_data;
|
|
|
|
-- send command; when header is received back, look for data/rsp
|
|
|
|
|
|
|
|
--tbl ScomSeq
|
|
--
|
|
--n scom_seq_q scom_seq
|
|
--n | scom_reset | load_serializer
|
|
--n | |req_v_q | |check_deserializer
|
|
--n | || header_sent | || scom_seq_err
|
|
--n | || |header_rcvd | || |
|
|
--n | || ||header_ok | || |
|
|
--n | || ||| req_read | || |
|
|
--n | || ||| |req_write_done | || |
|
|
--n | || ||| || | || |
|
|
--b 0123 || ||| || 0123 || |
|
|
--t iiii ii iii ii oooo oo o
|
|
--*-------------------------------------------------------------------------------------------------------------------
|
|
--* Idle -------------------------------------------------------------------------------------------------------------
|
|
--s 1111 1- --- -- 1111 00 0 *
|
|
--s 1111 00 --- -- 1111 00 0 *
|
|
--s 1111 01 --- -- 0001 10 0 *
|
|
--* Start Send -------------------------------------------------------------------------------------------------------
|
|
--s 0001 1- --- -- 1111 01 0 *
|
|
--s 0001 0- 0-- -- 0001 01 0 *
|
|
--s 0001 0- 1-- -- 0010 01 0 *
|
|
--* Receive Header----------------------------------------------------------------------------------------------------
|
|
--s 0010 1- --- -- 1111 01 0 *
|
|
--s 0010 0- -0- -- 0010 01 0 *
|
|
--s 0010 0- -1- 1- 0011 01 0 *
|
|
--s 0010 0- -1- 00 1000 01 0 *
|
|
--* Receive Read Data ------------------------------------------------------------------------------------------------
|
|
--s 0011 1- --- -- 1111 00 0 *
|
|
--* Send Write Data --------------------------------------------------------------------------------------------------
|
|
--s 1000 1- --- -- 1111 00 0 *
|
|
--* Receive Write Response -------------------------------------------------------------------------------------------
|
|
--s 1001 1- --- -- 1111 00 0 *
|
|
--* Error ------------------------------------------------------------------------------------------------------------
|
|
--s 0000 -- --- -- 0000 00 1 *
|
|
--*-------------------------------------------------------------------------------------------------------------------
|
|
--
|
|
--tbl ScomSeq
|
|
|
|
|
|
-- serial interfaces
|
|
--
|
|
-- 0. receive parallel request
|
|
-- 1. load serializer, initiate send
|
|
-- 2. deserializer compares until command matched
|
|
-- 3. deserializer processes response
|
|
-- read data/ack
|
|
-- write ack
|
|
-- 4. return result to parallel out
|
|
|
|
|
|
cch_out_d <= cch_in;
|
|
cch_out <= cch_out_q;
|
|
|
|
dch_out_d <= dch_in;
|
|
dch_out <= dch_out_q;
|
|
|
|
err <= '0';
|
|
|
|
|
|
------------------------------------------------------------------------------------------------------------
|
|
|
|
|
|
|
|
|
|
end a2x_scom;
|