a2o/dev/verilog/unisims_soc/OBUFDS.v

//wtf nop

module OBUFDS #(
)
(
   input I,
   inout O,
   inout OB
);

endmodule