a2o/dev/verilog/unisims_soc/IDELAYCTRL.v

module IDELAYCTRL #(
)(
  output RDY,
  input REFCLK,
  input RST
);

assign RDY = !RST;
endmodule