An experimental small core based on VexRiscv, written in Scala
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
wtf 5a9a8ccfd2 populate 11 months ago
a2p populate 11 months ago
modules populate 11 months ago
platforms populate 11 months ago populate 11 months ago
make populate 11 months ago
pgmfpga.tcl populate 11 months ago populate 11 months ago
rom.init populate 11 months ago

Litex SOC is a sample SOC for Digilent Cmod A7:

  • 64K ROM (BRAM)
  • 512K RAM (Async SRAM on board)
  • UART for console

rom.init is an asm test nanokernel plus Litex BIOS.

Generate SOC verilog and create bitstream...

make -c  # copy rom.init, build, program
make     # build, program
make -p  # program

Start terminal...

lxterm /dev/ttyUSB1 # or whatever
A2P POWAflight

Copying ROM to RAM...
Jumping to main()...

        __   _ __      _  __
       / /  (_) /____ | |/_/
      / /__/ / __/ -_)>  <
   Build your hardware, easily!

 (c) Copyright 2012-2021 Enjoy-Digital
 (c) Copyright 2007-2015 M-Labs

 BIOS built on Oct 30 2021 08:02:58
 BIOS CRC failed (expected 00000000, got 3f6a3f1d)
 The system will continue, but expect problems.

 Migen git sha1: 27dbf03
 LiteX git sha1: 78c1751c

--=============== SoC ==================--
CPU:		A2P_WB @ 100MHz
BUS:		WISHBONE 32-bit @ 4GiB
CSR:		32-bit data
ROM:		64KiB
SRAM:		512KiB

--============== Boot ==================--
Booting from serial...
Press Q or ESC to abort boot completely.
No boot medium found

--============= Console ================--

litex> mem_list
Available memory regions:
ROM       0x00000000 0x10000
SRAM      0x00100000 0x80000
CSR       0xfff00000 0x10000

litex> mem_test 0x120000 0x50000
Memtest at 0x120000 (320.0KiB)...
  Write: 0x120000-0x170000 320.0KiB
   Read: 0x120000-0x170000 320.0KiB
Memtest OK