You cannot select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
26 lines
661 B
Markdown
26 lines
661 B
Markdown
2 years ago
|
# General Notes
|
||
|
|
|
||
|
|
## SDR/DDR
|
||
|
|
|
||
|
|
* logical wrappers instantiate hard array
|
||
|
|
* SDR: use multiple hard array instances to add ports
|
||
|
|
* DDR: use early/late pulses to double read/write ports
|
||
|
|
|
||
|
|
### DDR Implementation
|
||
|
|
|
||
|
|
* strobes are generated from clk based on configurable delay parameters
|
||
|
|
|
||
|
|
## Test site arrays
|
||
|
|
|
||
|
|
* 2R1W, SDR - this is the sdr hard array and simple logical wrapper using single clock
|
||
|
|
* 4R2W, DDR - this is the ddr hard array and double-rate logical wrapper generating early/late pulses
|
||
|
|
|
||
|
|
### Configuration options
|
||
|
|
|
||
|
|
* SDR clock frequency (external to logical array)
|
||
|
|
* DDR clock frequency (external to logical array)
|
||
|
|
|
||
|
|
* SDR Pulse Control
|
||
|
|
* DDR Pulse Control
|
||
|
|
|