Signed-off-by: Michael Neuling <firstname.lastname@example.org>
@ -4,6 +4,9 @@ This is an LPC peripheral that implements LPC IO and FW cycles so that
it can boot a host like a POWER9. This peripheral would typically sit
inside a BMC SoC.
It implements the Intel Low Pin Count (LPC) spec from
# System diagram