academic
/
CompArch-MIPS-POWER
mirror of https://github.com/w-feng/CompArch-MIPS-POWER
2
0
Fork 0
Code Issues Projects Releases Wiki Activity
You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
main
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'a3a91be9bc'
${ noResults }
CompArch-MIPS-POWER/README.md

796 B
Raw Blame History

CompArch-MIPS-POWER

This repository contains curriculum materials for a computer architecture class based on the Hennessy & Patterson textbook entitled “Computer Architecture: A Quantitative Approach” and extended to the POWER instruction set architecture (ISA). POWER is an acronym for Performance Optimization With Enhanced RISC.

The structure of the repository is noted below.

• Lecture Slides

o Chapter 1: Introduction

o Chapter 2: Memory Hierarchy

o Chapter 3: Instruction-Level Parallelism

o Chapter 4: Data-Level Parallelism

o Chapter 5: Thread-Level Parallelism

• Resources

o GEM5 for POWER

o Microwatt for POWER

o Forums

	GEM5

	Microwatt

o Tutorials

	GEM5

	Microwatt

• Exercises