cores
/
microwatt
mirror of https://github.com/antonblanchard/microwatt
3
1
Fork 1
Code Issues Projects Releases Wiki Activity
You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
master
caravel-mpw7-20221125
caravel-mpw7-20220822
branch-alias
trace-test
gitignore
litedram-update
liteeth-update
fix-sdcard
fpu-init
loadstore-init
core_debug-init
icache-unused-sig
icache-insn-u-state
dcache-unused-sig
unused-sig
divider-init
loadstore-pmu-init
icache-pmu-events
fpu-typo
less-fpga-init
caravel-mpw6-20220530
caravel-mpw5-20220323
caravel-mpw5-20220322
alt-reset-address
log2ceil-issue
fpu-constant
asic-3
boxarty-20211011
icbi-issue
orange-crab-freq
dcache-nc-fix
remove-potato-uart
cache-tlb-parameters-2
caravel-20210114
caravel-20210105
jtag-port-2
jtag-port
nia-debug
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '13e84b0bbb'
${ noResults }
microwatt/litedram/generated/arty/litedram_core.init

1494 lines
25 KiB
Plaintext
Raw Normal View History Unescape Escape

litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
4800002408000048
01006b69a600607d
a602487d05009f42
a64b5a7d14004a39
2402004ca64b7b7d
602100003c200000
6421ffff782107c6
3d80000060213f00
798c07c6618c0000
618c1168658cffff
4e8004217d8903a6
0000000048000002
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
38429e003c4c0001
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
600000003d20c000
7929002061292000
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
3d40c000f92280a8
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
614a201839200035
7c0004ac794a0020
4e8000207d2057aa
0000000000000000
3c4c000100000000
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
6000000038429dbc
39290010e92280a8
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7d204eaa7c0004ac
4082ffe871290008
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
e92280a860000000
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7c604faa7c0004ac
000000004e800020
0000000000000000
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
38429d783c4c0001
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
fbc1fff07c0802a6
7fc32214fbe1fff8
f80100107c7f1b78
7fbff040f821ffd1
38210030409e000c
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
893f000048001ab4
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
409e000c2f89000a
4bffff813860000d
3bff0001887f0000
4bffffd04bffff75
0100000000000000
3c4c000100000280
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7c0802a638429d14
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
fbe1fff8fbc1fff0
f821fe91f8010010
f88101983bc10020
38800140f8a101a0
7c651b78f8c101a8
f8e101b038c10198
f90101b87fc3f378
f94101c8f92101c0
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
6000000048001455
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7c641b787c7f1b78
4bffff457fc3f378
7fe3fb7838210170
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
0000000048001a14
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
0000028001000000
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
38429c983c4c0001
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
fbe1fff87c0802a6
918100087d908026
f821ff91f8010010
3d2000014bfffe81
7d2903a6612986a0
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
e92280a860000000
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7c0004ac39290010
4200ffec7d204eaa
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
38637d803c62ffff
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
3880ffff4bffff3d
7c0004ac54840002
3c62ffff7c8026ea
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
38637da03fe0c000
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
4bffff1963ff0008
7bff00203c62ffff
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
4bffff0938637dc0
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7fe0feea7c0004ac
4182001073e90001
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
38637dd83c62ffff
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
73e900024bfffeed
418200104e000000
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
38637de03c62ffff
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
3fe2ffff4bfffed5
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7fe3fb783bff7fc8
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
3c80c0004bfffec5
7884002060840010
7c8026ea7c0004ac
7884b2823c62ffff
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
4bfffea138637de8
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
3c80c00041920028
7884002060840018
7c8026ea7c0004ac
788465023c62ffff
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
4bfffe7938637e08
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
612900203d20c000
7c0004ac79290020
3c80000f7d204eea
608442403c62ffff
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7c89239238637e28
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7fe3fb784bfffe4d
419200284bfffe45
3c82ffff3ca2ffff
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
38a57e483c62ffff
38637e6038847e58
48000d3d4bfffe25
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
3c62ffff60000000
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
4bfffe1138637e90
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
8181000838210070
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
4800187c7d908120
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
0300000000000000
3863ffff00000180
3923000178630020
600000007d2903a6
4e8000204200fffc
0000000000000000
3920000100000000
7d2318303d40c010
612900283d20c010
79290020614a0030
7c6307b4794a0020
f869000039000001
39400000f90a0000
4e800020f9490000
0000000000000000
3920000100000000
7d2318303d40c010
612900283d20c010
79290020614a0038
7c6307b4794a0020
f869000039000001
39400000f90a0000
4e800020f9490000
0000000000000000
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
8944000100000000
794a45e489240000
892400027d4a4b78
7d2a5378792983e4
7929c1e489240003
552ac03e7d295378
512a463e512a421e
f923000079490020
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
000000004e800020
0000000000000000
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
792ac202e9230000
9944000299240003
79294602792a8402
9924000099440001
000000004e800020
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
0000000000000000
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
384299c83c4c0001
480016917c0802a6
7c7e1b78f821ff01
38637f603c62ffff
4bfffc993be00004
3cc0802060000000
60c6000339410060
7d5d53783920002a
3900000478c60020
7d0903a638e00000
792907e07928f842
7d2930387d2900d0
790900207d284278
38e700017d0a39ae
3bffffff4200ffe0
7bff0021394a0004
3d20c0104082ffc4
6129081839400009
792900203b800001
3ee0c0103860000f
fbe900003e80c010
237e00013d20c010
62f7086861290820
6294087079290020
7f7b07b43ea2ffff
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
3d20c010fbe90000
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
612908087af70020
792900203a600025
3a4000017a940020
f94900003ac10070
3ab57f883d20c010
7f1dda1461290810
fb89000079290020
3c60c0104bfffdc5
606308287fa4eb78
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
4bfffe6978630020
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
388100643c60c010
7863002060630858
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
3c60c0104bfffe55
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
6063088838810068
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
4bfffe4178630020
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
3881006c3c60c010
78630020606308b8
3d20c0104bfffe2d
612908a839400017
792900207fc3f378
3d20c010fbe90000
79290020612908b0
3d20c010fbe90000
7929002061290898
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
3d20c010f9490000
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
79290020612908a0
3d20c010fb890000
7929002061290878
3d20c010fbe90000
7929002061290880
3be00000fbe90000
213e00034bfffd2d
7d2907b479390020
7e3d4a147f3dca14
fa540000fa770000
3b8000003860000f
4bfffcd93b400001
7ec4b3787b890fa4
4bfffdcd7c75482a
895800107d38e0ae
409e00487f895000
895100107d39e0ae
409e00387f895000
2bbc00103b9c0004
2fba0000409effc8
7d3c07b4393f0001
2f890020409e0028
7fc3f378419e001c
4bfffce97f9fe378
3b4000004bffff88
7f9fe3784bffffc8
7fc3f37838bf0001
3e80c0107cbc07b4
3e60c0104bfffcc5
79370020213e0003
6273087062940868
7f7dda147d2907b4
7a9400207efdba14
7a7300203a400025
7fbd4a143a200001
fa330000fa540000
3b4000003860000f
4bfffc093b200001
7ec4b3787b490fa4
4bfffcfd7c75482a
895b00107d38d0ae
409e00447f895000
895d00107d37d0ae
409e00347f895000
2bba00103b5a0004
2fb90000409effc8
393c0001419e0028
7d3c07b42f89001f
7fc3f378419d0018
4bffff8c4bfffc1d
4bffffcc3b200000
7fbfe2142f9f0020
409e00847fbd0e70
38637f703c62ffff
600000004bfff975
3be000007fc3f378
7f9fe8004bfffb9d
3d40c010419c0088
614a081839200000
794a00203860000f
3d40c010f92a0000
794a0020614a0820
3d20c010f92a0000
612908083940000b
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
f949000079290020
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
394000013d20c010
7929002061290810
4bfffb19f9490000
4800133038210100
3c62ffff7cbfe050
7ca501947ca50e70
38637f787fa4eb78
4bfff8e17ca507b4
4bffff6c60000000
3bff00017fc3f378
7fff07b44bfffb4d
000000004bffff64
00000f8001000000
384295c03c4c0001
3d20c0107c0802a6
3940000e61290800
6000000079290020
f801001038628030
f9490000f821ffa1
600000004bfff885
e801001038210060
4e8000207c0803a6
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
0100000000000000
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
3c4c000100000080
7c0802a63842956c
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
612908003d20c010
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7929002039400001
38637fa83c62ffff
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
f821ffa1f8010010
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
4bfff831f9490000
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
3821006060000000
7c0803a6e8010010
000000004e800020
0000008001000000
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
384295183c4c0001
390000807c0802a6
3d40aaaa7d0903a6
614aaaaa3d204000
f821ff81480011fd
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
3929000491490000
394000804200fff8
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7d4903a63d00aaaa
3be000003d204000
814900006108aaaa
419e000c7f8a4000
7fff07b43bff0001
4200ffe839290004
3d40555539000080
3d2040007d0903a6
91490000614a5555
4200fff839290004
3d00555539400080
3d2040007d4903a6
8149000061085555
419e000c7f8a4000
7fff07b43bff0001
4200ffe839290004
419e001c2fbf0000
38a001003c62ffff
38637ea87fe4fb78
600000004bfff73d
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
3ce080203d000008
60e700037d0903a6
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
392000013d404000
7928f84278e70020
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7d2900d0792907e0
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7d293838394a0004
912afffc7d294278
3d0000084200ffe4
7d0903a63ce08020
3d40400060e70003
392000013ba00000
7928f84278e70020
7d2900d0792907e0
7d2942787d293838
7f884840810a0000
3bbd0001419e000c
394a00047fbd07b4
2fbd00004200ffd4
3c62ffff419e001c
7fa4eb783ca00008
4bfff69138637ed0
3920200060000000
7d2903a639400000
794800203d2a1000
394a000139290002
9109000079291764
392020004200ffe8
7d2903a639400000
3d2a10003bc00000
8129000879291764
7f8950005529043e
3bde0001419e000c
394a00017fde07b4
2fbe00004200ffdc
3c62ffff419e001c
7fc4f37838a02000
4bfff61138637ef8
7fffea1460000000
7ffff21438600000
409e009c2f9f0000
38637f203c62ffff
600000004bfff5ed
3d0000087d3602a6
7d0903a6792a0020
3d09100039200000
7908176479270020
90e8000039290001
7c9602a64200ffec
3c8064007d245050
788400207c844b96
3d0000087d3602a6
7d0903a679290020
810a00003d404000
4200fff8394a0004
7d2548507cb602a6
7ca54b963ca06400
38637f303c62ffff
4bfff56978a50060
3860000160000000
48000fb838210080
0100000000000000
3c4c000100000380
7c0802a638429254
f821fec148000f11
3f80c0103fe0c010
639c004063ff0028
3bc000017bff0020
3ba000007b9c0020
3aa000003e02ffff
386000004bfffc61
4bfff7393b610070
fbdc0000fbdf0000
3ae1006338600001
3ac10061fbbf0000
4bfff7193a107fc8
3c62ffff39200002
f93f000038637fe8
fbbf0000fbdc0000
4bfff4c13be00000
3d22ffff60000000
39297ff8fb610080
3d22fffff9210088
f921009039297f88
3922800860000000
60000000f9210098
f92100a039228010
3e20c0103b800001
3e60c0103e40c010
7f9cf8303e80c010
6252082062310818
6294081062730808
3bc000007f9c07b4
3ba000003b000000
7a5200207a310020
7a9400207a730020
7fbeeb7848000044
419e02902f9d0007
3d40c0103d20c010
614a004861290028
794a002079290020
3bbd000139000001
7fbd07b4fb890000
f90a00007f58d378
39410060faa90000
3920002a3b400004
390000047d595378
7d0903a638e00000
7928f8423cc08020
792907e060c60003
78c600207d2900d0
7d2842787d293038
7d0a39ae79090020
4200ffd438e70001
394a00043b5affff
4082ffb87b5a0021
39e0000139200009
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
fb520000fb510000
39c000013860000f
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
f9f40000f9330000
3c60c0104bfff58d
606308287f24cb78
786300203b200020
3c60c0104bfff62d
6063085838810064
4bfff61978630020
388100683c60c010
7863002060630888
3c60c0104bfff605
606308b83881006c
4bfff5f178630020
394000173d20c010
612908a8e8610088
792900207fa5eb78
fb4900007fe4fb78
612908b03d20c010
fb49000079290020
612908983d20c010
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
f949000079290020
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
612908a03d20c010
f9e9000079290020
612908783d20c010
fb49000079290020
612908803d20c010
fb49000079290020
4bfff2b13b400000
7fe3fb7860000000
3d20c0104bfff4dd
6129086839400025
792900203860000f
f949000039e00001
612908703d20c010
f9c9000079290020
394000004bfff485
79480fa4e9210090
f94100a8e8810080
4bfff56d7c69402a
88fb0001e94100a8
7f8838007d1650ae
7d1750ae409e009c
7f88380088fb0003
394a0004409e008c
409effbc2baa0010
7de47b78e8610098
7f5a7a143b39ffff
4bfff2117f5a07b4
7fe3fb7860000000
7b3900214bfff485
e86100a04082ff5c
600000004bfff1f5
fb3100003920000b
3860000ffb320000
39200001f9330000
4bfff3e1f9340000
4bfff5157fe3fb78
4bfff1c17e038378
7f98d00060000000
7f1ac378419cfd7c
39e000004bfffd78
600000004bffff74
7fe4fb787fc5f378
4bfff19138628018
3d20c01060000000
612900283d40c010
79290020614a0040
39000001794a0020
38fe00017bde0020
7ce903a6fb890000
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
faa90000f90a0000
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
614a00483d40c010
42000034794a0020
3af7ffff7fe3fb78
7e0383784bfff489
4bfff1313b7bffff
2f9f000160000000
419e001c3ad6ffff
4bfffc943be00001
f90a0000fb890000
4bffffc0faa90000
3860000138210140
0000000048000b20
0000128001000000
38428df83c4c0001
3c62ffff7c0802a6
48000ad138637fd0
3f20c010f821ff51
3f80c0103f00c010
3fe0c0103fa0c010
6318100863391000
63bd0820639c0818
4bfff0a963ff0800
3bc0000060000000
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7bbd00207b9c0020
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
3920000c7bff0020
7b1800207b390020
fbd9000038600000
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
3f40c0106063c350
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
fbdc0000fbd80000
635a08083f60c010
f93f0000fbdd0000
7b5a0020637b0810
3ae000037b7b0020
3920000e4bfff25d
fbdd0000fbdc0000
f93f000038602710
4bfff2413be00001
3940000639200200
f93c0000386000c8
f93d000039200002
f93a00003920000f
fbdc0000fbfb0000
f93a0000fafd0000
f95c0000fbfb0000
fbfd000039400920
fbfb0000f93a0000
fbdd0000f95c0000
fbfb0000f93a0000
392004004bfff1e5
f93c0000386000c8
fafa0000fbdd0000
4bfff1c9fbfb0000
4bfff7594bfffa75
fbf900004bfff7a9
408200102c230000
382100b0fbf80000
38600001480009dc
000000004bfffff4
0000098001000000
408200082c240000
2b8500243881fff0
38600000f8640000
3cc000014d9d0020
60c6260078c683e4
89490000e9240000
419d002c2b8a0020
70e800017cc75436
2fa5000040820014
38a0000a409e0054
392900014800005c
4bffffccf9240000
409e00382fa50000
38a0000a2b8a0030
89490001409e003c
409e00302f8a0078
38a0001089490001
409e00202f8a0078
f924000039290002
2f85001048000014
2b8a0030409e000c
38600000419effd8
38c9ffd048000030
2b8a000954ca063e
7cc90734419d0034
4c9c00207f892800
7c6519d238e70001
7c691a14f8e40000
89270000e8e40000
409effc82fa90000
3949ff9f4e800020
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
2b8a0019554a063e
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
3929ffa9419d0010
4bffffbc7d290734
554a063e3949ffbf
4d9d00202b8a0019
4bffffe43929ffc9
0000000000000000
3920000000000000
2f8a00007d4348ae
7d234b78409e000c
392900014e800020
000000004bffffe8
0000000000000000
2b8900193923ff9f
3863ffe04d9d0020
4e8000207c6307b4
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
0000000000000000
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
3c4c000100000000
7c0802a638428b04
7d9080263d203736
792907c661293534
9181000865293332
480007d961293130
7c7d1b78f821ffa1
3be000007cde3378
3d206665f9210020
792907c661296463
6129393865296261
7ca92b78f9210028
409e00802fa90000
409e00082fbf0000
7fbf20403be00001
419d005838600000
3b9fffff2e270000
7d3bf1d27f65f392
7ca12a147ca92850
4192001088650020
600000004bffff41
2fbb00005463063e
7f65db78e93d0000
3b9cffff7c69e1ae
e93d0000409effc8
7fe9fa1438600001
38210060fbfd0000
7d90812081810008
2b9e001048000774
7929e102409e0014
7fff07b43bff0001
7d29f3924bffff68
000000004bfffff0
0000058003000000
384289f83c4c0001
480006e97c0802a6
eb630000f821ffb1
7c9c23787c7f1b78
3bc000007cbd2b78
4bfffe797fa3eb78
7fa3f04060000000
e95f0000409d0014
7fa9e0407d3b5050
38210050419c0010
480006f038600001
3bde00017d3df0ae
e93f0000992a0000
f93f000039290001
000000004bffffb8
0000058001000000
384289783c4c0001
480006617c0802a6
7c7d1b78f821ffa1
7ca32b787c9b2378
38a0000a38800000
eb5d00007cde3378
7d1943787cfc3b78
4bfffcb57d3f4b78
3940000060000000
2fbe00007c6307b4
2faa0000409e006c
39400001409e0008
7f8348007d3f5214
409d00447d2a07b4
2f8300007c6a1850
3929000178690020
3d408000419c0010
409e00087f835000
2c29000139200001
418200143929ffff
7d5a3850e8fd0000
419c00307faad840
3860000038210060
2b9c001048000604
7bdee102409e0014
7d4a07b4394a0001
7fdee3924bffff7c
9b2700004bfffff0
394a0001e95d0000
4bffffa8f95d0000
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
0100000000000000
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
3c4c000100000780
7c0802a63842887c
f821fed148000539
f86100607c741b79
4182006838600000
419e00602fa40000
6000000039210040
3b4100203ac4ffff
60000000f9210070
392280a03ae00000
3ba100603a428058
89250000f9210078
2fa90000ebc10060
7ff4f050419e0010
419c00207fbfb040
993e000039200000
7e941850e8610060
382101307e8307b4
2b89002548000508
409e048839450001
8925000038e00000
f8a10068e9010070
7d2741ae7cea07b4
8d25000139070001
2b8900647d0807b4
2b890069419e0058
2b890075419e0050
2b890078419e0048
2b890058419e0040
2b890070419e0038
2b890063419e0030
2b890073419e0028
2b890025419e0020
2b89004f419e0018
2b89006f419e0010
409eff8838e70001
2b890025394a0002
7d1a42147d4a07b4
992800207d5a5214
409e00209aea0020
f9210060393e0001
993e000039200025
38a90002e9210068
892100414bffff04
3a2600087fffb050
3a600030eb660000
3929ffd23b010042
4082039c712900fd
3b2000043aa00000
3a0000013b800000
7ddb00d039e0002d
2b89006c48000108
88f8000138d80001
419d0118419e033c
419e02402b890063
2b89004f419d0038
2b890058419e01e8
3949ffd0419e0188
2b8a0009554a063e
395c0001419d00c4
993c00207f81e214
480000b0795c0020
419e03042b890068
419e000c2b890069
409effc82b890064
7d41e2142b890075
7f6adb789aea0020
57291838419e0034
7e0948363929ffff
418200207f694839
e921006099e80000
f921006039290001
7d52482a7b291f24
e88100607dca5038
38e0000a7d465378
7f45d378f9410080
7e689b7839200000
7c9e20507fa3eb78
4bfffc9d7c84f850
e9410080e8810060
38c0000a7ea7ab78
7d4553787c9e2050
7fa3eb787c84f850
3b1800014bfffaed
e901006089380000
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
419e00102fa90000
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7fbf50407d5e4050
7e268b78419dfee4
2b8900734bfffe90
419d006c419e016c
419e00d42b89006f
409efef02b890070
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
38e000107d21e214
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7c8af8507f66db78
390000209ae90020
7f45d37839200002
4bfffc0d7fa3eb78
e8a10078e8810060
7c9e20507fa3eb78
4bfffb757c84f850
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7ea7ab78e8810060
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7f65db7838c00010
4bffff5c7c9e2050
419e00182b890078
419e01cc2b89007a
4bfffeb82b890075
7d21e2143aa00001
7c8af85038e00010
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
9ae900207e689b78
7f45d3787b291f24
7d72482a7fa3eb78
7f6b583839200000
f96100807d665b78
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
e88100604bfffb89
38c000107ea7ab78
e96100807c9e2050
4bfffeec7d655b78
38e000087d21e214
7e689b787c8af850
7b291f249ae90020
7fa3eb787f45d378
392000007d72482a
7d665b787f6b5838
4bfffb35f9610080
7ea7ab78e8810060
7c9e205038c00008
7d21e2144bffffac
38e0000a39000020
9ae9002038c00001
392000007f45d378
7fa3eb787c8af850
e92100604bfffaf9
e92100609b690000
f921006039290001
7d21e2144bfffe6c
f901009038a0000a
38800000f9410088
9ae900207f43d378
600000004bfff7a9
7f63db78f8610080
600000004bfff8cd
7fa91840e9210080
7c634850409d0040
e9010090e9410088
392300012fa30000
409e00087d4af850
2c29000139200001
3929ffffe8c10060
7ce8305041820010
419d00207faa3840
7f65db78e8810060
7c9e20507fa3eb78
4bfff9cd7c84f850
38e000204bfffdd4
e8e1006098e60000
f8e1006038e70001
2b87006c4bffffb4
409efdb03b200008
4bfffda87cd83378
3b2000022b870068
7cd83378409efd9c
4bfffd903b200001
4bfffd883b200008
3b0100413a600020
993e00004bfffc60
e92100607d455378
f921006039290001
000000004bfffb24
0000128001000000
f9e1ff78f9c1ff70
fa21ff88fa01ff80
fa61ff98fa41ff90
faa1ffa8fa81ffa0
fae1ffb8fac1ffb0
fb21ffc8fb01ffc0
fb61ffd8fb41ffd0
fba1ffe8fb81ffe0
fbe1fff8fbc1fff0
4e800020f8010010
e9e1ff78e9c1ff70
ea21ff88ea01ff80
ea61ff98ea41ff90
eaa1ffa8ea81ffa0
eae1ffb8eac1ffb0
eb21ffc8eb01ffc0
eb61ffd8eb41ffd0
e8010010eb81ffe0
7c0803a6eba1ffe8
ebe1fff8ebc1fff0
ebc1fff04e800020
ebe1fff8e8010010
4e8000207c0803a6
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
6d6f636c65570a0a
63694d206f742065
2120747461776f72
0000000000000a0a
67697320636f5320
203a65727574616e
0a786c6c36313025
0000000000000000
656620636f532020
203a736572757461
0000000000000000
0000002054524155
000000204d415244
2020202020202020
203a4d4152422020
0a424b20646c6c25
0000000000000000
2020202020202020
203a4d4152442020
0a424d20646c6c25
0000000000000000
2020202020202020
203a4b4c43202020
7a484d20646c6c25
000000000000000a
6564346264343964
0000000000000000
0036656663396364
4d4152446574694c
6620746c69756220
6567694d206d6f72
646e61207325206e
2520586574694c20
0000000000000a73
20676e69746f6f42
415242206d6f7266
0000000a2e2e2e4d
20747365746d654d
6c69616620737562
252f6425203a6465
73726f7272652064
000000000000000a
20747365746d654d
6961662061746164
2f6425203a64656c
726f727265206425
0000000000000a73
20747365746d654d
6961662072646461
2f6425203a64656c
726f727265206425
0000000000000a73
20747365746d654d
00000000000a4b4f
64656570736d654d
3a73657469725720
7370624d646c2520
203a736461655220
0a7370624d646c25
0000000000000000
203a7379616c6564
0000000000000000
000000000000002d
30252d2b64323025
0000000000006432
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
00000000c0100830
00000000c0100860
00000000c0100890
00000000c01008c0
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
6f6e204d41524453
207265646e752077
6572617764726168
6c6f72746e6f6320
000000000000000a
696c616974696e49
52445320676e697a
00000a2e2e2e4d41
76656c2064616552
000a3a676e696c65
642562202c64256d
00000000007c203a
0000000000006425
000000000000207c
256d203a74736562
0020642562202c64
0000000078323025
6f6e204d41524453
207265646e752077
6572617774666f73
6c6f72746e6f6320
000000000000000a
0000000000000000
00000000000000ff
000000000000ffff
0000000000ffffff
00000000ffffffff
000000ffffffffff
0000ffffffffffff
00ffffffffffffff
ffffffffffffffff
0000000000007830