cores
/
microwatt
mirror of https://github.com/antonblanchard/microwatt
3
1
Fork 1
Code Issues Projects Releases Wiki Activity
You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
master
caravel-mpw7-20221125
caravel-mpw7-20220822
branch-alias
trace-test
gitignore
litedram-update
liteeth-update
fix-sdcard
fpu-init
loadstore-init
core_debug-init
icache-unused-sig
icache-insn-u-state
dcache-unused-sig
unused-sig
divider-init
loadstore-pmu-init
icache-pmu-events
fpu-typo
less-fpga-init
caravel-mpw6-20220530
caravel-mpw5-20220323
caravel-mpw5-20220322
alt-reset-address
log2ceil-issue
fpu-constant
asic-3
boxarty-20211011
icbi-issue
orange-crab-freq
dcache-nc-fix
remove-potato-uart
cache-tlb-parameters-2
caravel-20210114
caravel-20210105
jtag-port-2
jtag-port
nia-debug
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '2843c99a71'
${ noResults }
microwatt/tests/509.out

38 lines
793 B
Plaintext
Raw Normal View History Unescape Escape

Dump CTR, LR and CR on sim termination, and update our tests Right now our test cases fold the SPRs into the GPRs. That makes debugging fails more difficult than it needs to be, so print out the CTR, LR and CR. We still need to print the XER, but that is in two spots in microwatt and will take some more work. This also adds many instructions to the tests that we have added lately including overflow instructions, CR logicals and mt/mfxer. Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
5 years ago
GPR0 00FFFFFFFFFFB9BB
GPR1 FFC0017ED38CB6E0
GPR2 000000000001C020
GPR3 FFFFFFFFFFFFFFFD
GPR4 0000000000000000
GPR5 0000000000000000
GPR6 FEFFFFFFFFFFFFFE
GPR7 0000000000201FFD
GPR8 0000000000000000
GPR9 FFFFFFFFFFFFB9BA
GPR10 0000000000000000
GPR11 0000000000000000
GPR12 000000000000002B
GPR13 003FFE812C73FA9E
GPR14 0000000000000001
GPR15 0000000000000000
GPR16 008FFFFE008FFFFC
GPR17 003FFE812C73491E
GPR18 0000000000201FFD
GPR19 B9BAC007F50000FF
GPR20 00000000001FFFE0
GPR21 0000000000000000
GPR22 000000000001C014
GPR23 FFFFFFFFFFDFFFF8
GPR24 00000000001F6EEE
GPR25 FFFFFF7F70101ABF
GPR26 000000000000000D
GPR27 0000000000000000
GPR28 FFFFFFFFFFFFFFFF
GPR29 FF000000001F6EEE
GPR30 0BD03B410BFFFFF0
GPR31
CR 00000000530555D9
LR 00000000001FFFE0
CTR FFFFFFFFFFFFFFFF
XER 0000000080027DB6