cores
/
microwatt
mirror of https://github.com/antonblanchard/microwatt
3
1
Fork 1
Code Issues Projects Releases Wiki Activity
You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
master
caravel-mpw7-20221125
caravel-mpw7-20220822
branch-alias
trace-test
gitignore
litedram-update
liteeth-update
fix-sdcard
fpu-init
loadstore-init
core_debug-init
icache-unused-sig
icache-insn-u-state
dcache-unused-sig
unused-sig
divider-init
loadstore-pmu-init
icache-pmu-events
fpu-typo
less-fpga-init
caravel-mpw6-20220530
caravel-mpw5-20220323
caravel-mpw5-20220322
alt-reset-address
log2ceil-issue
fpu-constant
asic-3
boxarty-20211011
icbi-issue
orange-crab-freq
dcache-nc-fix
remove-potato-uart
cache-tlb-parameters-2
caravel-20210114
caravel-20210105
jtag-port-2
jtag-port
nia-debug
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '9160e29c56'
${ noResults }
microwatt/tests/152.out

38 lines
793 B
Plaintext
Raw Normal View History Unescape Escape

Dump CTR, LR and CR on sim termination, and update our tests Right now our test cases fold the SPRs into the GPRs. That makes debugging fails more difficult than it needs to be, so print out the CTR, LR and CR. We still need to print the XER, but that is in two spots in microwatt and will take some more work. This also adds many instructions to the tests that we have added lately including overflow instructions, CR logicals and mt/mfxer. Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
5 years ago
GPR0 0000000047000013
GPR1 0000000000000000
GPR2 FFFFFFFFFFFFFFFF
GPR3 FFFFF000000001AA
GPR4 0000000000000000
GPR5 000000000001C020
GPR6 0000000000000000
GPR7 000000000000000F
GPR8 0000000000000000
GPR9 FFFFFFFFFFFFFFFF
GPR10 000000000001C020
GPR11 0000000000000000
GPR12 0000000047010013
GPR13 0000000000000000
GPR14 0000000000000000
GPR15 FFFFF00001021215
GPR16 0000000000000000
GPR17 0000000053CF7390
GPR18 000000000000504C
GPR19 00000000B8FFFFED
GPR20 0000000000000000
GPR21 0000000000000000
GPR22 0000000000000000
GPR23 00000FFFFEFDEDEA
GPR24 00000FFFFEFE3E38
GPR25 0000000000000000
GPR26 0000000000000000
GPR27 0001B6BC1722EB38
GPR28 0000000000000000
GPR29 00000FFFFFFFFE56
GPR30 0000000000000000
GPR31
CR 00000000F205739B
LR 0000000000000000
CTR FFFFFFFFFFFFFFFF
XER 000000008001C020