Browse Source
We already carry the UART verilog source, so we may as well use it instead of requiring fusesoc to import it from its library Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>pull/415/head

2 changed files with 29 additions and 1 deletions
@ -0,0 +1,28 @@
@@ -0,0 +1,28 @@
|
||||
CAPI=2: |
||||
name : :microwatt:uart16550:1.5.5-r1 |
||||
description : UART 16550 transceiver |
||||
|
||||
filesets: |
||||
rtl: |
||||
files: |
||||
- uart_defines.v: {is_include_file: true} |
||||
- raminfr.v |
||||
- uart_receiver.v |
||||
- uart_regs.v |
||||
- uart_rfifo.v |
||||
- uart_sync_flops.v |
||||
- uart_tfifo.v |
||||
- uart_top.v |
||||
- uart_transmitter.v |
||||
- uart_wb.v |
||||
file_type: verilogSource |
||||
|
||||
targets: |
||||
default: |
||||
filesets: [rtl] |
||||
|
||||
provider: |
||||
name : github |
||||
user : olofk |
||||
repo : uart16550 |
||||
version : v1.5.5 |
Loading…
Reference in new issue