cores
/
microwatt
mirror of https://github.com/antonblanchard/microwatt
3
1
Fork 1
Code Issues Projects Releases Wiki Activity
863 Commits
39 Branches
0 Tags
67 MiB
master
caravel-mpw7-20221125
caravel-mpw7-20220822
branch-alias
trace-test
gitignore
litedram-update
liteeth-update
fix-sdcard
fpu-init
loadstore-init
core_debug-init
icache-unused-sig
icache-insn-u-state
dcache-unused-sig
unused-sig
divider-init
loadstore-pmu-init
icache-pmu-events
fpu-typo
less-fpga-init
caravel-mpw6-20220530
caravel-mpw5-20220323
caravel-mpw5-20220322
alt-reset-address
log2ceil-issue
fpu-constant
asic-3
boxarty-20211011
icbi-issue
orange-crab-freq
dcache-nc-fix
remove-potato-uart
cache-tlb-parameters-2
caravel-20210114
caravel-20210105
jtag-port-2
jtag-port
nia-debug
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '6e94b047b8'
${ noResults }
Commit Graph

9 Commits (6e94b047b83d8d8f396fab6e22103c1da46d847a)

Author SHA1 Message Date
Jordan Niethe 901cccd7da Connect to the caravel logic analyzer 
This connects 32 read and 32 write bits to the caravel logic analyzer.

Thanks to Jordan for the original patch
 4 years ago
Anton Blanchard 4667af332e Disable debug log 4 years ago
Anton Blanchard a9a8bee920 No need to set HAS_FPU and LOG_LENGTH in Makefile 4 years ago
Anton Blanchard 84f24a4773 tie off wb_ext_io_out 4 years ago
Anton Blanchard 2e3668f840 SPI fixes, and remove reset controller and PLL 
We need to expose all the input, output and output enable SPI lines
in order to use QSPI.

Remove the reset controller and PLL, since we are driving these
directly from caravel.
 4 years ago
Michael Neuling c87b883a82 Set alt reset vector to the start of flash at 0xf0000000 and make it 
programmable externally (using carvel LA)
 4 years ago
Michael Neuling b3a52bf931 Add mc*.vhdl from: 
git@github.com:openpowerwtf/uw_fab.git
 4 years ago
Anton Blanchard 03e213a393 Disable second uart since we aren't using it 4 years ago
Anton Blanchard 6bc8b3e7ad Add a toplevel file for caravel 4 years ago