3 Commits (8a030502a22c206d2efefe28415ff367bc01c4f6)

Author	SHA1	Message	Date
Anton Blanchard	ac546a3024	litedram: Update yaml files ... Update the litedram yaml files based on latest upstream. Signed-off-by: Anton Blanchard <anton@linux.ibm.com>	4 years ago
Benjamin Herrenschmidt	599fad117b	litedram: Remove old "VexRiscV" based initializations ... Support for this has bitrotted and would require refactoring of L2 to be brought back. It's also not really needed anymore now that we ship pre-generated litedram and that LiteX supports what we do. So take it out, which simplifies some of the scripts as well. This also fixes up CSR alignment the sim model. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>	5 years ago
Benjamin Herrenschmidt	6fe077910b	litedram: Add simulation support ... This adds a simulated litedram model along with the necessary Makefile gunk to verilate it and wrap it for use by ghdl. The core_dram_tb test bench is a variant of core_tb with LiteDRAM simulated. It's not built by default, an explicit make core_dram_tb is necessary as to not require verilator to be installed for the normal build process (also it's slow'ish). Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>	5 years ago