Commit Graph

2 Commits (c7ef75b55c5ea7d98f76556e0371d589a19dde80)

Author SHA1 Message Date
Anton Blanchard 5ac715d932 Fix multiplier behavioural 3 years ago
Anton Blanchard 537a0aac1d Add arrays for ASIC flow
Add VHDL wrappers and verilog behaviourals for the cache_ram,
register_file and main_bram arrays.

Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago