microwatt/fpga
Michael Neuling 376ad8da3d boxarty rebased
Build with
  fusesoc run --target=arty_a7-100 microwatt --memory_size=0 --no_bram --use_litesdcard --has_lpc
..
LICENSE Initial import of microwatt
acorn-cle-215.xdc acorn: Add support for the Acorn CLE 215+
arty_a7.xdc boxarty rebased
clk_gen_bypass.vhd Fix clk_gen_bypass
clk_gen_ecp5.vhd Fix some whitespace issues
clk_gen_mcmm.vhd Fix some whitespace issues
clk_gen_plle2.vhd fpga/clk_gen_plle2: Add support for 50Mhz->100Mhz
cmod_a7-35.xdc Remove -add from xdc files
firmware.hex Add a few more FPGA related files
fpga-random.vhdl Add random number generator and implement the darn instruction
fpga-random.xdc Add random number generator and implement the darn instruction
genesys2.xdc Remove -waveform from xdc files
hello_world.hex hello_world: Use new headers and frequency from syscon
main_bram.vhdl Rename 'do' signal to avoid verilator System Verilog warning
nexys-video.xdc litesdcard: Add Nexys Video support
nexys_a7.xdc Remove -add from xdc files
pp_fifo.vhd pp_fifo: Fix full fifo losing all data on simultaneous push & pop
pp_soc_uart.vhd uart: Remove combinational loops on ack and stall signal
pp_utilities.vhd Initial import of microwatt
soc_reset.vhdl soc_reset: Use counters, add synchronizers
soc_reset_tb.vhdl Exit cleanly from testbench on success
top-acorn-cle-215.vhdl acorn: Add support for the Acorn CLE 215+
top-arty.vhdl boxarty rebased
top-generic.vhdl core: Add a short multiplier
top-genesys2.vhdl fpga: Add support for Genesys2
top-nexys-video.vhdl Merge pull request from paulusmack/wb-fix
top-wukong-v2.vhdl Add support for QMTech Wukong v2 board
wukong-v2.xdc Add support for QMTech Wukong v2 board