You cannot select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
![]() In some cases we need to keep the reset held for much longer, so use counters rather than shift registers. Additionally, some signals such as ext_rst and pll_locked or signals going from the ext_clk domain to the pll_clk domain need to be treated as async, and testing them without synchronizers is asking for trouble. Finally, make the external reset also reset the PLL. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
5 years ago | |
---|---|---|
.. | ||
LICENSE | 6 years ago | |
arty_a7.xdc | 5 years ago | |
clk_gen_bypass.vhd | 6 years ago | |
clk_gen_mcmm.vhd | 6 years ago | |
clk_gen_plle2.vhd | 6 years ago | |
cmod_a7-35.xdc | 5 years ago | |
firmware.hex | 6 years ago | |
hello_world.hex | 5 years ago | |
main_bram.vhdl | 5 years ago | |
nexys-video.xdc | 5 years ago | |
nexys_a7.xdc | 5 years ago | |
pp_fifo.vhd | 5 years ago | |
pp_soc_uart.vhd | 5 years ago | |
pp_utilities.vhd | 6 years ago | |
soc_reset.vhdl | 5 years ago | |
soc_reset_tb.vhdl | 5 years ago | |
top-arty.vhdl | 5 years ago | |
top-generic.vhdl | 5 years ago | |
top-nexys-video.vhdl | 5 years ago |