You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
microwatt/fpga
Benjamin Herrenschmidt a69a93b466 Split FPGA toplevel from soc
This will be useful when we start needing different toplevels for
different boards.

We keep the reset and clock generators in the toplevel as they will
eventually be taken over by litedram when we integrate it, and they
are more likely to change on different system types.

Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
5 years ago
..
LICENSE
arty_a7-35.xdc Merge pull request #20 from antonblanchard/reset-rework2 5 years ago
clk_gen_bypass.vhd Rework SOC reset 5 years ago
clk_gen_mcmm.vhd Cmod A7-35 support 5 years ago
clk_gen_plle2.vhd Rework SOC reset 5 years ago
cmod_a7-35.xdc Cmod A7-35 support 5 years ago
firmware.hex
hello_world.hex
nexys-video.xdc
nexys_a7.xdc Merge pull request #20 from antonblanchard/reset-rework2 5 years ago
nodivide.patch
pp_fifo.vhd
pp_soc_memory.vhd
pp_soc_uart.vhd
pp_utilities.vhd
soc.vhdl Split FPGA toplevel from soc 5 years ago
soc_reset.vhdl Rework SOC reset 5 years ago
soc_reset_tb.vhdl Rework SOC reset 5 years ago
toplevel.vhdl Split FPGA toplevel from soc 5 years ago