You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
Jean-François Nguyen e30ea40a8b check.insn: ignore upper SPR 32-bits when pfv.gpr_width=32. 1 month ago
cores/microwatt pfv: add configurable memory alignment constraints. 1 month ago
power_fv check.insn: ignore upper SPR 32-bits when pfv.gpr_width=32. 1 month ago
.gitignore initial push with a gitignore file 8 months ago
LICENSE.txt Add license. 8 months ago
README.md README: fix styling, update microwatt URL. 3 months ago
poetry.lock Add support for remote builds over SSH. 4 months ago
pyproject.toml Update README. 3 months ago

README.md

POWER-FV – Assertion-based formal verification library for OpenPOWER processors

Disclaimer

This project is currently in an experimental state. In particular:

  • it has only been tried on the Microwatt CPU
  • it assumes an in-order scalar core
  • its instruction coverage is limited to the Scalar Fixed-point Compliancy Subset
  • the correctness of its own specifications hasn't yet been verified

Overview

POWER-FV is a formal verification library that can be used to check the compliance of a processor with the OpenPOWER ISA. It provides an interface to trace the execution of a processor, which is monitored by a testbench and compared against a given specification.

Testbenches and behavioral models are implemented in Python using Amaranth HDL, and SymbiYosys for its formal verification flow. Processor cores may use any HDL supported by Yosys.

POWER-FV's design is heavily inspired by the riscv-formal framework, developed by Claire Wolf (YosysHQ).

Prerequisites

If VHDL support is needed:

The OSS CAD Suite can provide pre-built binaries of these tools.

Installation

pip3 install poetry --user
poetry install

Examples

See the cores folder for usage examples.