cores
/
power-fv
3
1
Fork 0
Code Issues 18 Pull Requests Projects Releases Wiki Activity
48 Commits
2 Branches
0 Tags
251 KiB
dinofly
main
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'a413025fcb'
${ noResults }
Commit Graph

6 Commits (a413025fcb7a51777ab9adf43216042339113955)

Author SHA1 Message Date
Jean-François Nguyen a413025fcb Update SPR interface and split consistency check. 
* Use bitmasks to describe SPR accesses at the field granularity.

* Use separate checks for each SPR, instead of covering them all at
  once. Users may run them in the same batch, and know which SPR passes
  or fails its check.
 3 years ago
Jean-François Nguyen 2ffff6196b checks.insn: add check for MCRF instruction. 3 years ago
Jean-François Nguyen 4c16035a70 checks.insn._cr: fix order of spec_cr_w_data bits. 3 years ago
Jean-François Nguyen fee59d2257 checks.insn: add checks for CR logical instructions. 3 years ago
Jean-François Nguyen bc06e67fe8 checks.insn._branch: add missing PowerFVCheck name. 3 years ago
Jean-François Nguyen 9ea58a47a9 Refactor to facilitate integration with CLIs and config files. 
* Checks are now split in two modules: checks.cons for consistency
  checks, checks.insn for instructions.

* Checks are derived from PowerFVCheck and have a shorthand (e.g.
  "insn_b"). PowerFVCheck holds a mapping between its subclasses and
  their shorthands.

* Instruction checks definitions have been simplified to one-liners,
  and grouped into a single file.

* A Trigger class has been added to define testbench triggers.
 3 years ago