matthew1kalasky3
/
microwatt
forked from cores/microwatt
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
master
fpu-init
loadstore-init
core_debug-init
icache-unused-sig
icache-insn-u-state
dcache-unused-sig
unused-sig
divider-init
loadstore-pmu-init
icache-pmu-events
fpu-typo
less-fpga-init
caravel-mpw6-20220530
caravel-mpw5-20220323
caravel-mpw5-20220322
alt-reset-address
log2ceil-issue
fpu-constant
asic-3
boxarty-20211011
icbi-issue
orange-crab-freq
dcache-nc-fix
remove-potato-uart
cache-tlb-parameters-2
caravel-20210114
caravel-20210105
jtag-port-2
jtag-port
nia-debug
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '13e84b0bbb'
${ noResults }
microwatt/litedram/generated/nexys-video/litedram_core.init

1441 lines
24 KiB
Plaintext
Raw Normal View History Unescape Escape

litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
4800002408000048
01006b69a600607d
a602487d05009f42
a64b5a7d14004a39
2402004ca64b7b7d
602100003c200000
6421ffff782107c6
3d80000060213f00
798c07c6618c0000
618c1168658cffff
4e8004217d8903a6
0000000048000002
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
38429d003c4c0001
600000003d20c000
7929002061292000
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
3d40c000f9228000
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
614a201839200035
7c0004ac794a0020
4e8000207d2057aa
0000000000000000
3c4c000100000000
6000000038429cbc
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
39290010e9228000
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7d204eaa7c0004ac
4082ffe871290008
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
e922800060000000
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7c604faa7c0004ac
000000004e800020
0000000000000000
38429c783c4c0001
fbc1fff07c0802a6
7fc32214fbe1fff8
f80100107c7f1b78
7fbff040f821ffd1
38210030409e000c
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
893f000048001908
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
409e000c2f89000a
4bffff813860000d
3bff0001887f0000
4bffffd04bffff75
0100000000000000
3c4c000100000280
7c0802a638429c14
fbe1fff8fbc1fff0
f821fe91f8010010
f88101983bc10020
38800140f8a101a0
7c651b78f8c101a8
f8e101b038c10198
f90101b87fc3f378
f94101c8f92101c0
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
60000000480012a9
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7c641b787c7f1b78
4bffff457fc3f378
7fe3fb7838210170
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
0000000048001868
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
0000028001000000
38429b983c4c0001
fbe1fff87c0802a6
918100087d908026
f821ff91f8010010
3d2000014bfffe81
7d2903a6612986a0
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
e922800060000000
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7c0004ac39290010
4200ffec7d204eaa
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
38637cd83c62ffff
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
3880ffff4bffff3d
7c0004ac54840002
3c62ffff7c8026ea
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
38637cf83fe0c000
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
4bffff1963ff0008
7bff00203c62ffff
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
4bffff0938637d18
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7fe0feea7c0004ac
4182001073e90001
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
38637d303c62ffff
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
73e900024bfffeed
418200104e000000
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
38637d383c62ffff
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
3fe2ffff4bfffed5
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7fe3fb783bff7f20
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
3c80c0004bfffec5
7884002060840010
7c8026ea7c0004ac
7884b2823c62ffff
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
4bfffea138637d40
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
3c80c00041920028
7884002060840018
7c8026ea7c0004ac
788465023c62ffff
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
4bfffe7938637d60
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
612900203d20c000
7c0004ac79290020
3c80000f7d204eea
608442403c62ffff
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7c89239238637d80
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7fe3fb784bfffe4d
419200284bfffe45
3c82ffff3ca2ffff
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
38a57da03c62ffff
38637db838847db0
48000bc94bfffe25
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
3c62ffff60000000
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
4bfffe1138637de8
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
8181000838210070
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
480016d07d908120
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
0300000000000000
3863ffff00000180
3923000178630020
600000007d2903a6
4e8000204200fffc
0000000000000000
3920000100000000
7d23183039400030
3920002839000001
f86900007c6307b4
39400000f90a0000
4e800020f9490000
0000000000000000
3920000100000000
7d23183039400038
3920002839000001
f86900007c6307b4
39400000f90a0000
4e800020f9490000
0000000000000000
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
8944000100000000
794a45e489240000
892400027d4a4b78
7d2a5378792983e4
7929c1e489240003
552ac03e7d295378
512a463e512a421e
f923000079490020
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
000000004e800020
0000000000000000
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
792ac202e9230000
9944000299240003
79294602792a8402
9924000099440001
000000004e800020
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
0000000000000000
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
384298e83c4c0001
480015057c0802a6
7c7e1b78f821ff01
38637eb83c62ffff
4bfffcb93be00004
3cc0802060000000
60c6000339410060
7d5d53783920002a
3900000478c60020
7d0903a638e00000
792907e07928f842
7d2930387d2900d0
790900207d284278
38e700017d0a39ae
3bffffff4200ffe0
7bff0021394a0004
392008184082ffc4
3b80000139400009
fbe900003860000f
237e000139200820
7f7b07b43ea2ffff
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
39200808fbe90000
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
3a6000253ae00868
f94900003a800870
3a40000139200810
3ab57ee03ac10070
7f1dda14fb890000
7fa4eb784bfffe15
4bfffea138600828
3860085838810064
388100684bfffe95
4bfffe8938600888
386008b83881006c
392008a84bfffe7d
7fc3f37839400017
392008b0fbe90000
39200898fbe90000
392008a0f9490000
39200878fb890000
39200880fbe90000
3be00000fbe90000
213e00034bfffdcd
7d2907b479390020
7e3d4a147f3dca14
fa540000fa770000
3b8000003860000f
4bfffd793b400001
7ec4b3787b890fa4
4bfffe4d7c75482a
895800107d38e0ae
409e00487f895000
895100107d39e0ae
409e00387f895000
2bbc00103b9c0004
2fba0000409effc8
7d3c07b4393f0001
2f890020409e0028
7fc3f378419e001c
4bfffd797f9fe378
3b4000004bffff88
7f9fe3784bffffc8
7fc3f37838bf0001
4bfffd597cbc07b4
7f7dda14213e0003
7d2907b479370020
3a8008687efdba14
3a6008703a400025
7fbd4a143a200001
fa330000fa540000
3b4000003860000f
4bfffcb93b200001
7ec4b3787b490fa4
4bfffd8d7c75482a
895b00107d38d0ae
409e00447f895000
895d00107d37d0ae
409e00347f895000
2bba00103b5a0004
2fb90000409effc8
393c0001419e0028
7d3c07b42f89001f
7fc3f378419d0018
4bffff8c4bfffcbd
4bffffcc3b200000
7fbfe2142f9f0020
409e00647fbd0e70
38637ec83c62ffff
600000004bfffa25
3be000007fc3f378
7f9fe8004bfffc4d
39200000419c0068
3860000f39400818
39400820f92a0000
39200808f92a0000
f94900003940000b
3940000139200810
4bfffbe9f9490000
4800125438210100
3c62ffff7cbfe050
7ca501947ca50e70
38637ed07fa4eb78
4bfff9b17ca507b4
4bffff8c60000000
3bff00017fc3f378
7fff07b44bfffc0d
000000004bffff84
00000f8001000000
384295903c4c0001
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
392008007c0802a6
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
3c62ffff3940000e
f801001038637f88
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
f9490000f821ffa1
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
600000004bfff95d
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
e801001038210060
4e8000207c0803a6
0100000000000000
3c4c000100000080
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7c0802a638429544
3940000139200800
38637f003c62ffff
f821ffa1f8010010
4bfff911f9490000
3821006060000000
7c0803a6e8010010
000000004e800020
0000008001000000
384294f83c4c0001
390000807c0802a6
3d40aaaa7d0903a6
614aaaaa3d204000
f821ff8148001131
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
3929000491490000
394000804200fff8
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7d4903a63d00aaaa
3be000003d204000
814900006108aaaa
419e000c7f8a4000
7fff07b43bff0001
4200ffe839290004
3d40555539000080
3d2040007d0903a6
91490000614a5555
4200fff839290004
3d00555539400080
3d2040007d4903a6
8149000061085555
419e000c7f8a4000
7fff07b43bff0001
4200ffe839290004
419e001c2fbf0000
38a001003c62ffff
38637e007fe4fb78
600000004bfff81d
3ce080203d000008
60e700037d0903a6
392000013d404000
7928f84278e70020
7d2900d0792907e0
7d293838394a0004
912afffc7d294278
3d0000084200ffe4
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7d0903a63ce08020
3d40400060e70003
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
392000013ba00000
7928f84278e70020
7d2900d0792907e0
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7d2942787d293838
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7f884840810a0000
3bbd0001419e000c
394a00047fbd07b4
2fbd00004200ffd4
3c62ffff419e001c
7fa4eb783ca00008
4bfff77138637e28
3920200060000000
7d2903a639400000
794800203d2a1000
394a000139290002
9109000079291764
392020004200ffe8
7d2903a639400000
3d2a10003bc00000
8129000879291764
7f8950005529043e
3bde0001419e000c
394a00017fde07b4
2fbe00004200ffdc
3c62ffff419e001c
7fc4f37838a02000
4bfff6f138637e50
7fffea1460000000
7ffff21438600000
409e009c2f9f0000
38637e783c62ffff
600000004bfff6cd
3d0000087d3602a6
7d0903a6792a0020
3d09100039200000
7908176479270020
90e8000039290001
7c9602a64200ffec
3c8064007d245050
788400207c844b96
3d0000087d3602a6
7d0903a679290020
810a00003d404000
4200fff8394a0004
7d2548507cb602a6
7ca54b963ca06400
38637e883c62ffff
4bfff64978a50060
3860000160000000
48000eec38210080
0100000000000000
3c4c000100000380
7c0802a638429234
f821feb148000e45
3bc000013be00028
3ba000003b800040
3e82ffff3e42ffff
3a527f683aa00000
4bfffc753a947f20
3b61007038600000
fbdf00004bfff81d
38600001fbdc0000
fbbf00003ae10063
4bfff8013ac10061
3c62ffff39200002
f93f000038637f40
fbbf0000fbdc0000
4bfff5a93be00000
3d22ffff60000000
39297f50fb610080
3d22fffff92100a0
f92100a839297ee0
39297f603d22ffff
39210064f92100b0
7f9cf8303b800001
f92100883bc00000
7f9c07b439210068
3ba000003b000000
3921006cf9210090
48000034f9210098
2f9d00077fbeeb78
39200028419e0240
3900000139400048
fb8900003bbd0001
7f58d3787fbd07b4
faa90000f90a0000
3b40000439410060
7d5953783920002a
38e0000039000004
3cc080207d0903a6
60c600037928f842
7d2900d0792907e0
7d29303878c60020
790900207d284278
38e700017d0a39ae
3b5affff4200ffd4
7b5a0021394a0004
392008184082ffb8
3a20000139400009
fb4900003860000f
39e0002539200820
39c000013a000870
39200808fb490000
39200810f9490000
4bfff691fa290000
386008287f24cb78
e88100884bfff71d
3b20002038600858
e88100904bfff70d
4bfff70138600888
386008b8e8810098
392008a84bfff6f5
e86100a039400017
7fe4fb787fa5eb78
392008b0fb490000
39200898fb490000
392008a0f9490000
39200878fa290000
fb4900003a200868
fb49000039200880
4bfff4013b400000
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7fe3fb7860000000
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
f9f100004bfff62d
3860000ff9d00000
4bfff5f13a600001
e92100a839400000
e881008079480fa4
7c69402af94100b8
e94100b84bfff6b9
7d1650ae88fb0001
409e00ac7f883800
88fb00037d1750ae
409e009c7f883800
2baa0010394a0004
e86100b0409effbc
3b39ffff7e649b78
7f5a07b47f5a9a14
600000004bfff37d
4bfff5e17fe3fb78
4082ff787b390021
4bfff3617e439378
3920081860000000
3860000f3940000b
39200820fb290000
39200808fb290000
39200810f9490000
f949000039400001
7fe3fb784bfff53d
7e83a3784bfff651
600000004bfff31d
419cfdcc7f98d000
4bfffdc87f1ac378
4bffff643a600000
7fc5f3783c62ffff
38637f707fe4fb78
600000004bfff2ed
392000287bde0020
3900000139400040
fb89000038fe0001
f90a00007ce903a6
39400048faa90000
7fe3fb7842000034
4bfff5dd3af7ffff
3b7bffff7e83a378
600000004bfff2a5
3ad6ffff2f9f0001
3be00001419e001c
fb8900004bfffd14
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
faa90000f90a0000
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
382101504bffffc0
48000ae838600001
0100000000000000
3c4c000100001280
7c0802a638428e6c
38637f283c62ffff
f821ff5148000a99
3b8008183bc00000
3be008003ba00820
3b0010083b201000
3b6008103b400808
4bfff2213ae00003
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
3920000c60000000
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
fbd80000fbd90000
fbdc000038600000
6063c350fbdd0000
4bfff409f93f0000
fbdc00003920000e
38602710fbdd0000
3be00001f93f0000
392002004bfff3ed
386000c839400006
39200002f93c0000
3920000ff93d0000
fbfb0000f93a0000
fafd0000fbdc0000
fbfb0000f93a0000
39400920f95c0000
f93a0000fbfd0000
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
f95c0000fbfb0000
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
f93a0000fbdd0000
4bfff391fbfb0000
386000c839200400
fbdd0000f93c0000
fbfb0000fafa0000
4bfffb414bfff375
4bfff8754bfff82d
2c230000fbf90000
fbf8000040820010
480009dc382100b0
4bfffff438600001
0100000000000000
2c24000000000980
3881fff040820008
f86400002b850024
4d9d002038600000
78c683e43cc00001
e924000060c62600
2b8a002089490000
7cc75436419d002c
4082001470e80001
409e00542fa50000
4800005c38a0000a
f924000039290001
2fa500004bffffcc
2b8a0030409e0038
409e003c38a0000a
2f8a007889490001
89490001409e0030
2f8a007838a00010
39290002409e0020
48000014f9240000
409e000c2f850010
419effd82b8a0030
4800003038600000
54ca063e38c9ffd0
419d00342b8a0009
7f8928007cc90734
38e700014c9c0020
f8e400007c6519d2
e8e400007c691a14
2fa9000089270000
4e800020409effc8
554a063e3949ff9f
419d00102b8a0019
7d2907343929ffa9
3949ffbf4bffffbc
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
2b8a0019554a063e
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
3929ffc94d9d0020
000000004bffffe4
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
0000000000000000
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7d4348ae39200000
409e000c2f8a0000
4e8000207d234b78
4bffffe839290001
0000000000000000
3923ff9f00000000
4d9d00202b890019
7c6307b43863ffe0
000000004e800020
0000000000000000
38428bb03c4c0001
3d2037367c0802a6
612935347d908026
65293332792907c6
6129313091810008
f821ffa1480007d9
7cde33787c7d1b78
f92100203be00000
612964633d206665
65296261792907c6
f921002861293938
2fa900007ca92b78
2fbf0000409e0080
3be00001409e0008
386000007fbf2040
2e270000419d0058
7f65f3923b9fffff
7ca928507d3bf1d2
886500207ca12a14
4bffff4141920010
5463063e60000000
e93d00002fbb0000
7c69e1ae7f65db78
409effc83b9cffff
38600001e93d0000
fbfd00007fe9fa14
8181000838210060
480007747d908120
409e00142b9e0010
3bff00017929e102
4bffff687fff07b4
4bfffff07d29f392
0300000000000000
3c4c000100000580
7c0802a638428aa4
f821ffb1480006e9
7c7f1b78eb630000
7cbd2b787c9c2378
7fa3eb783bc00000
600000004bfffe79
409d00147fa3f040
7d3b5050e95f0000
419c00107fa9e040
3860000138210050
7d3df0ae480006f0
992a00003bde0001
39290001e93f0000
4bffffb8f93f0000
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
0100000000000000
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
3c4c000100000580
7c0802a638428a24
f821ffa148000661
7c9b23787c7d1b78
388000007ca32b78
7cde337838a0000a
7cfc3b78eb5d0000
7d3f4b787d194378
600000004bfffcb5
7c6307b439400000
409e006c2fbe0000
409e00082faa0000
7d3f521439400001
7d2a07b47f834800
7c6a1850409d0044
786900202f830000
419c001039290001
7f8350003d408000
39200001409e0008
3929ffff2c290001
e8fd000041820014
7faad8407d5a3850
38210060419c0030
4800060438600000
409e00142b9c0010
394a00017bdee102
4bffff7c7d4a07b4
4bfffff07fdee392
e95d00009b270000
f95d0000394a0001
000000004bffffa8
0000078001000000
384289283c4c0001
480005397c0802a6
7c741b79f821fed1
38600000f8610060
2fa4000041820068
39210040419e0060
3ac4ffff3e42ffff
f92100703b410020
3ae000003d22ffff
3a527fb039297ff8
f92100783ba10060
ebc1006089250000
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
419e00102fa90000
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7fbfb0407ff4f050
39200000419c0020
e8610060993e0000
7e8307b47e941850
4800050838210130
394500012b890025
38e00000409e0488
e901007089250000
7cea07b4f8a10068
390700017d2741ae
7d0807b48d250001
419e00582b890064
419e00502b890069
419e00482b890075
419e00402b890078
419e00382b890058
419e00302b890070
419e00282b890063
419e00202b890073
419e00182b890025
419e00102b89004f
38e700012b89006f
394a0002409eff88
7d4a07b42b890025
7d5a52147d1a4214
9aea002099280020
393e0001409e0020
39200025f9210060
e9210068993e0000
4bffff0438a90002
7fffb05089210041
eb6600003a260008
3b0100423a600030
712900fd3929ffd2
3aa000004082039c
3b8000003b200004
39e0002d3a000001
480001087ddb00d0
38d800012b89006c
419e033c88f80001
2b890063419d0118
419d0038419e0240
419e01e82b89004f
419e01882b890058
554a063e3949ffd0
419d00c42b8a0009
7f81e214395c0001
795c0020993c0020
2b890068480000b0
2b890069419e0304
2b890064419e000c
2b890075409effc8
9aea00207d41e214
419e00347f6adb78
3929ffff57291838
7f6948397e094836
99e8000041820020
39290001e9210060
7b291f24f9210060
7dca50387d52482a
7d465378e8810060
f941008038e0000a
392000007f45d378
7fa3eb787e689b78
7c84f8507c9e2050
e88100604bfffc9d
7ea7ab78e9410080
7c9e205038c0000a
7c84f8507d455378
4bfffaed7fa3eb78
893800003b180001
2fa90000e9010060
7d5e4050419e0010
419dfee47fbf5040
4bfffe907e268b78
419e016c2b890073
2b89006f419d006c
2b890070419e00d4
7d21e214409efef0
7f66db7838e00010
9ae900207c8af850
3920000239000020
7fa3eb787f45d378
e88100604bfffc0d
7fa3eb78e8a10078
7c84f8507c9e2050
e88100604bfffb75
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
38c000107ea7ab78
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7c9e20507f65db78
2b8900784bffff5c
2b89007a419e0018
2b890075419e01cc
3aa000014bfffeb8
38e000107d21e214
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7e689b787c8af850
7b291f249ae90020
7fa3eb787f45d378
392000007d72482a
7d665b787f6b5838
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
4bfffb89f9610080
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7ea7ab78e8810060
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7c9e205038c00010
7d655b78e9610080
7d21e2144bfffeec
7c8af85038e00008
9ae900207e689b78
7f45d3787b291f24
7d72482a7fa3eb78
7f6b583839200000
f96100807d665b78
e88100604bfffb35
38c000087ea7ab78
4bffffac7c9e2050
390000207d21e214
38c0000138e0000a
7f45d3789ae90020
7c8af85039200000
4bfffaf97fa3eb78
9b690000e9210060
39290001e9210060
4bfffe6cf9210060
38a0000a7d21e214
f9410088f9010090
7f43d37838800000
4bfff7a99ae90020
f861008060000000
4bfff8cd7f63db78
e921008060000000
409d00407fa91840
e94100887c634850
2fa30000e9010090
7d4af85039230001
39200001409e0008
e8c100602c290001
418200103929ffff
7faa38407ce83050
e8810060419d0020
7fa3eb787f65db78
7c84f8507c9e2050
4bfffdd44bfff9cd
98e6000038e00020
38e70001e8e10060
4bffffb4f8e10060
3b2000082b87006c
7cd83378409efdb0
2b8700684bfffda8
409efd9c3b200002
3b2000017cd83378
3b2000084bfffd90
3a6000204bfffd88
4bfffc603b010041
7d455378993e0000
39290001e9210060
4bfffb24f9210060
0100000000000000
f9c1ff7000001280
fa01ff80f9e1ff78
fa41ff90fa21ff88
fa81ffa0fa61ff98
fac1ffb0faa1ffa8
fb01ffc0fae1ffb8
fb41ffd0fb21ffc8
fb81ffe0fb61ffd8
fbc1fff0fba1ffe8
f8010010fbe1fff8
e9c1ff704e800020
ea01ff80e9e1ff78
ea41ff90ea21ff88
ea81ffa0ea61ff98
eac1ffb0eaa1ffa8
eb01ffc0eae1ffb8
eb41ffd0eb21ffc8
eb81ffe0eb61ffd8
eba1ffe8e8010010
ebc1fff07c0803a6
4e800020ebe1fff8
e8010010ebc1fff0
7c0803a6ebe1fff8
000000004e800020
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
6d6f636c65570a0a
63694d206f742065
2120747461776f72
0000000000000a0a
67697320636f5320
203a65727574616e
0a786c6c36313025
0000000000000000
656620636f532020
203a736572757461
0000000000000000
0000002054524155
000000204d415244
2020202020202020
203a4d4152422020
0a424b20646c6c25
0000000000000000
2020202020202020
203a4d4152442020
0a424d20646c6c25
0000000000000000
2020202020202020
203a4b4c43202020
7a484d20646c6c25
000000000000000a
6564346264343964
0000000000000000
0036656663396364
4d4152446574694c
6620746c69756220
6567694d206d6f72
646e61207325206e
2520586574694c20
0000000000000a73
20676e69746f6f42
415242206d6f7266
0000000a2e2e2e4d
20747365746d654d
6c69616620737562
252f6425203a6465
73726f7272652064
000000000000000a
20747365746d654d
6961662061746164
2f6425203a64656c
726f727265206425
0000000000000a73
20747365746d654d
6961662072646461
2f6425203a64656c
726f727265206425
0000000000000a73
20747365746d654d
00000000000a4b4f
64656570736d654d
3a73657469725720
7370624d646c2520
203a736461655220
0a7370624d646c25
0000000000000000
203a7379616c6564
0000000000000000
000000000000002d
30252d2b64323025
0000000000006432
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
0000000000000830
0000000000000860
0000000000000890
00000000000008c0
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
6f6e204d41524453
207265646e752077
6572617764726168
6c6f72746e6f6320
000000000000000a
696c616974696e49
52445320676e697a
00000a2e2e2e4d41
76656c2064616552
000a3a676e696c65
642562202c64256d
00000000007c203a
0000000000006425
000000000000207c
256d203a74736562
0020642562202c64
0000000078323025
6f6e204d41524453
207265646e752077
6572617774666f73
6c6f72746e6f6320
000000000000000a
0000000000000000
00000000000000ff
000000000000ffff
0000000000ffffff
00000000ffffffff
000000ffffffffff
0000ffffffffffff
00ffffffffffffff
ffffffffffffffff
0000000000007830