microwatt/litesdcard/litesdcard.core

CAPI=2:

name : :microwatt:litesdcard:0

generators:
  litesdcard_gen:
    interpreter: python3
    command: fusesoc-add-files.py
    description: Generate a litesdcard SD-card controller
    usage: |
      litesdcard_gen adds the pre-generated LiteX LiteSDCard SD-card controller
      based on the board type.

      Parameters:
        board: The board type (arty)
arty_a7: Add litesdcard interface This adds litesdcard.v generated from the litex/litesdcard project, along with logic in top-arty.vhdl to connect it into the system. There is now a DMA wishbone coming in to soc.vhdl which is narrower than the other wishbone masters (it has 32-bit data rather than 64-bit) so there is a widening/narrowing adapter between it and the main wishbone master arbiter. Also, litesdcard generates a non-pipelined wishbone for its DMA connection, which needs to be converted to a pipelined wishbone. We have a latch on both the incoming and outgoing sides of the wishbone in order to help make timing (at the cost of two extra cycles of latency). litesdcard generates an interrupt signal which is wired up to input 3 of the ICS (IRQ 19). Signed-off-by: Paul Mackerras <paulus@ozlabs.org> 4 years ago			`CAPI=2:`

			`name : :microwatt:litesdcard:0`

			`generators:`
			`litesdcard_gen:`
			`interpreter: python3`
			`command: fusesoc-add-files.py`
			`description: Generate a litesdcard SD-card controller`
			`usage: \|`
			`litesdcard_gen adds the pre-generated LiteX LiteSDCard SD-card controller`
			`based on the board type.`

			`Parameters:`
			`board: The board type (arty)`