forked from cores/microwatt
You cannot select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
b0e15f2fb5
This increases the number of L2 lines from 32 to 64. The BRAM usage is the same as they were only half used. There's an increase in LUTs and registers due to the extra tags and valid bits, but none of it should be in a space constrained or critical timing path. We could make it wider instead (256 bytes lines) which would reduce usage instead, but this increases the latency by 8 cycles. Something to consider once the L2 is capable of early response on miss and starting reloads from any point in a line. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
4 years ago | |
|---|---|---|
| .. | ||
| fusesoc-add-files.py | 4 years ago | |
| litedram-wrapper-l2.vhdl | 4 years ago | |
| sim_dram_verilate.mk | 4 years ago | |
| sim_litedram.vhdl | 4 years ago | |
| sim_litedram_c.cpp | 4 years ago | |
| wave.gtkw | 4 years ago | |
| wave.opt | 4 years ago | |
| wave_tb.gtkw | 4 years ago | |