sandy89
/
openpower.foundation_sw_dev
forked from website/openpower.foundation
2
1
Fork 0
Code Issues Pull Requests 1 Projects Releases Wiki Activity
You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
master
mendyf-patch-1
jamesk-patch-19
jamesk-patch-18
jamesk-patch-17
jamesk-patch-16
jamesk-patch-15
jamesk-patch-14
jamesk-patch-13
jamesk-patch-12
jamesk-patch-11
jamesk-patch-10
jamesk-patch-9
jamesk-patch-8
jamesk-patch-7
jamesk-patch-6
jamesk-patch-5
jamesk-patch-4
jamesk-patch-3
jamesk-patch-2
jamesk-patch-1
archetype-theme-transition
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'ee7b949aef'
${ noResults }
openpower.foundation_sw_dev/content/compliance/ioda.md

1.9 KiB
Raw Blame History

title group publicreview tags date draft
I/O Design Architecture Compliance Test Harness and Test Suite compliance false
ioda
power8
power9
2020-11-10 false

This is the OpenPOWER I/O Design Architecture (IODA) Compliance Test Harness and Test Suite (TH/TS) specification.

The purpose of the OpenPOWER I/O Design Architecture (IODA) Compliance Test Harness and Test Suite (TH/TS) specification is to provide the test suite requirements to be able to demonstrate OpenPOWER I/O Design Architecture, compliance for POWER(TM) systems. It describes the tests required in the test suite and a test harness needed to execute the test suite. It also describes the successful execution of the test suite, including what it means for an optional feature to fail.

The input to this specification is the OpenPOWER I/O Design Architecture (IODA) Specification which describes the chip architecture for key aspects of PCI Express® (PCIe)-based host bridge (PHB) designs for POWER systems.

This specification defines the PHB hardware and firmware requirements for these functions:

  1. MMIO Partitionable-Endpoint Number Determination,
  2. DMA and MSI Partitionable-Endpoint Number Determination,
  3. Partitionable-Endpoint State and Enhanced Error Handling,
  4. Error-Injection,
  5. DMA with No Page Migration,
  6. DMA with Page Migration,
  7. DMA with Multilevel TCE Tables,
  8. DMA Read Sync Register,
  9. Message-Signalled Interrupt,
  10. PCIe Configura- tion Space, and
  11. Partitionable-Endpoint State Table.

This document is proposed as a Standard Track, Work Group Specification work product owned by the Compliance Workgroup and handled in compliance with the requirements outlined in the OpenPOWER Foundation Work Group (WG) Process document. Comments, questions, etc. can be submitted to the public mailing list for this document at openpower-ioda-thts@mailinglist.openpowerfoundation.org.