Compare commits
6 Commits
master
...
newmemberl
| Author | SHA1 | Date |
|---|---|---|
 Toshaan Bharvani
|
5f5a848bd7 | 1 year ago |
|
Toshaan Bharvani
|
7a97867cfe | 1 year ago |
|
Toshaan Bharvani
|
0d0ff52457 | 1 year ago |
|
Toshaan Bharvani
|
a4dedae268 | 1 year ago |
|
Toshaan Bharvani
|
83e5e88200 | 1 year ago |
|
Toshaan Bharvani
|
3493765711 | 1 year ago |
Binary file not shown.
|
Before Width: | Height: | Size: 117 KiB |
Binary file not shown.
|
Before Width: | Height: | Size: 65 KiB |
Binary file not shown.
|
Before Width: | Height: | Size: 82 KiB |
Binary file not shown.
|
Before Width: | Height: | Size: 1.1 MiB |
Binary file not shown.
|
Before Width: | Height: | Size: 114 KiB |
Binary file not shown.
|
Before Width: | Height: | Size: 105 KiB |
Binary file not shown.
|
Before Width: | Height: | Size: 427 KiB |
Binary file not shown.
|
Before Width: | Height: | Size: 406 KiB |
Binary file not shown.
|
Before Width: | Height: | Size: 396 KiB |
Binary file not shown.
|
Before Width: | Height: | Size: 330 KiB |
Binary file not shown.
|
Before Width: | Height: | Size: 362 KiB |
Binary file not shown.
|
Before Width: | Height: | Size: 321 KiB |
Binary file not shown.
|
Before Width: | Height: | Size: 286 KiB |
Binary file not shown.
|
Before Width: | Height: | Size: 198 KiB |
Binary file not shown.
|
Before Width: | Height: | Size: 101 KiB |
Binary file not shown.
|
Before Width: | Height: | Size: 393 KiB |
Binary file not shown.
|
Before Width: | Height: | Size: 438 KiB |
Binary file not shown.
|
Before Width: | Height: | Size: 237 KiB |
Binary file not shown.
|
Before Width: | Height: | Size: 205 KiB |
Binary file not shown.
|
Before Width: | Height: | Size: 54 KiB |
Binary file not shown.
|
Before Width: | Height: | Size: 22 KiB |
Binary file not shown.
|
Before Width: | Height: | Size: 37 KiB After Width: | Height: | Size: 24 KiB |
Binary file not shown.
|
Before Width: | Height: | Size: 35 KiB |
Binary file not shown.
|
Before Width: | Height: | Size: 41 KiB |
Binary file not shown.
|
Before Width: | Height: | Size: 30 KiB After Width: | Height: | Size: 76 KiB |
Binary file not shown.
|
Before Width: | Height: | Size: 73 KiB After Width: | Height: | Size: 40 KiB |
Binary file not shown.
|
Before Width: | Height: | Size: 10 KiB |
Binary file not shown.
|
Before Width: | Height: | Size: 40 KiB |
Binary file not shown.
|
Before Width: | Height: | Size: 44 KiB |
Binary file not shown.
|
Before Width: | Height: | Size: 112 KiB |
Binary file not shown.
|
Before Width: | Height: | Size: 226 KiB |
Binary file not shown.
|
Before Width: | Height: | Size: 165 KiB |
Binary file not shown.
|
Before Width: | Height: | Size: 35 KiB |
Binary file not shown.
|
Before Width: | Height: | Size: 8.5 KiB |
Binary file not shown.
|
Before Width: | Height: | Size: 3.1 KiB |
@ -1,54 +0,0 @@
|
|||||||
---
|
|
||||||
title: OCP China Day 2023
|
|
||||||
author: Inspur Power Systems
|
|
||||||
tags:
|
|
||||||
- openpower
|
|
||||||
- OCP
|
|
||||||
- opensource
|
|
||||||
- conference
|
|
||||||
date: 2023-08-25
|
|
||||||
draft: false
|
|
||||||
---
|
|
||||||
|
|
||||||
This guest blog, from IPS, has been translated from the [original post](https://mp.weixin.qq.com/s/Vh291sS8XrIvyGFumM4qqA)
|
|
||||||
|
|
||||||
OCP China Day 2023 | Inspur Power Commercial Systems (IPS) joins hands with OPF to accelerate the implementation of POWER open source, open innovation
|
|
||||||
|
|
||||||
{{< image src="blog/OCP_China_Blog_image1.jpeg" >}}
|
|
||||||
|
|
||||||
On August 10, the 2023 Open Computing China Community Technology Summit (OCP China Day 2023) with the theme of "Open Momentum: Intelligent, Scalable, and Sustainable" was held in Beijing. In the age of wisdom, computing diversification, application diversification, and technological complexity are driving a new round of transformation in the data center. The open source and open community has become an important force to promote continuous innovation in the data center. Through global collaboration and innovation, we will work together to solve the problem of data center infrastructure. Major issues such as iteration and sustainable development.
|
|
||||||
|
|
||||||
Five open communities gather, to break the boundaries through open innovation
|
|
||||||
|
|
||||||
{{< image src="blog/OCP_China_Blog_image2.jpeg" caption="Meow Yee, President of the OpenPOWER Foundation" >}}
|
|
||||||
|
|
||||||
The deep integration of the digital economy and the real economy, as well as the digital world and the physical world, is driving data centers to accelerate innovation. However, increasingly complex technologies and new applications make it increasingly difficult for information technology service providers and enterprises to control the comprehensive innovation of data centers. Various open source and open communities with global collaboration as the core purpose have emerged as the times require, and have gradually become an important force for data center innovation.
|
|
||||||
|
|
||||||
In consideration of the coordinated development of data center software and hardware, cross-community cooperation has been increasingly valued by open source community leaders and members. This summit brought together community leaders from five open communities and organizations, including OCP, OCTC Open Computing Standard Working Committee, OpenPOWER Foundation (OPF), Dragon Lizard Community, and CXL Technology Alliance , to discuss how to build a highly collaborative software and hardware environment from different perspectives.
|
|
||||||
|
|
||||||
Meow Yee, President of the OpenPOWER Foundation (OPF) , said that open computing makes hardware agile innovation possible, and its value has been repeatedly verified in the past ten years. The OpenPOWER Foundation is committed to fully exploring the leading technical advantages of OpenPOWER-related assets such as Power ISA, Open FirmWare, and Power Cores, actively uniting member organizations all over the world, and building a more open, collaborative and win-win ecosystem, which not only accelerates innovation in the open hardware industry, but also at the same time supports and accelerates the innovation of open source software.
|
|
||||||
|
|
||||||
As digital technology becomes more and more complex, the progress of the community depends on inheriting and carrying forward the spirit of open source and open collaboration. Through a friendly and smooth collaborative development process and a complete community governance mechanism, while strengthening cross-community cooperation and sharing, and constantly expanding the boundaries of innovation.
|
|
||||||
|
|
||||||
**Open Computing Accelerates Hardware Innovation, and expands the OpenPOWER Technology Ecosystem**
|
|
||||||
|
|
||||||
The rise of open computing has greatly accelerated the pace of hardware innovation. The unique mode of technological innovation and unique design thinking are the core of open computing's continuous growth, while the construction of standards is the basis for the implementation of open computing. Thanks to open computing's equal emphasis on the development of technology and standards, more and more users can enjoy the dividends of open technology, and the spirit of open source and open collaboraiton becomes more deeply rooted within the technology community.
|
|
||||||
|
|
||||||
In fact, more and more OCP community members and users are paying more and more attention to technical solutions for sustainable development of data centers, and sustainable development has become a community consensus. The OpenPOWER Foundation promotes open innovation through core technologies such as open processors, memory interconnection interfaces, and peripheral device interconnection interfaces, as well as specifications, compliance testing, and product SIGs, and provides open hardware and software services for more than 300 members. , to jointly build the POWER ecosystem, promote community collaboration, and achieve sustainable development.
|
|
||||||
|
|
||||||
With the open source of POWER Instruction Set Architecture (ISA), POWER has become the only commercial architecture with a completely open system in the industry. Relying on POWER technology, IPS participates in OpenPOWER server design and development, OpenCAPI, and OMI design technology standards, to fully exploit POWER's leading enterprise-level computing capabilities. IPS has also designed and developed three generations of POWER products covering distributed storage, high-performance computing, high-density computing, big data computing and other fields. The Inspur K1 Power FP series servers accelerate the implementation of Power architecture innovations.
|
|
||||||
|
|
||||||
{{< image src="blog/OCP_China_Blog_image3.jpeg" caption="Yang Xu Deputy General Manager of Inspur Power Commercial Systems" >}}
|
|
||||||
|
|
||||||
The new-generation Inspur K1 Power FP5280G3 server, which adopts industry-leading dual-chip module technology and many other innovative technologies, also appeared in the OCP China Day exhibition area, which can flexibly respond to application requirements such as "general computing, large-capacity storage, hierarchical storage, and IO-intensive" , favored by the participants.
|
|
||||||
|
|
||||||
{{< image src="blog/OCP_China_Blog_image4.jpeg" caption="The new generation of Inspur K1 Power FP5280G3 server attracts attention" >}}
|
|
||||||
|
|
||||||
As a member of the OpenPOWER Foundation, Hexin Technology Co., Ltd., has developed leading high-end server processor chips for both domestic and international markets, based on the fully open source POWER architecture, and integrating the latest innovation of POWER processor technologies. The HX-C series has a leading virtualization platform and heterogeneous expansion capabilities. Inspur Power Commercial Systems has joined hands with Hexin Technology to create Inspur K1 Power CP series nationally-produced servers based on HX-C domestic processors, which will further promote the high-quality development of China's ICT industry.
|
|
||||||
|
|
||||||
{{< image src="blog/OCP_China_Blog_image6.jpeg" caption="Xu Yue Hexin Technology Co., Ltd. chip business leader" >}}
|
|
||||||
|
|
||||||
Driven by the idea of collaborative development of software and hardware, the integration of open source software and open hardware is accelerating, and open source technology will profoundly change the division of labor and cooperation mode of the global IT industry. In the future, more and more cross-community cooperation will further break the boundaries of innovation, and endow infinite possibilities for business innovation with a more open data center.
|
|
||||||
|
|
||||||
Since 2019, OCP China Day has become an annual event where industry leaders discuss open computing technology and innovation. This summit is hosted by OCP, the world's largest open computing community, and organized by Inspur Information. It focuses on issues such as data center infrastructure innovation and sustainable development, open computing innovation and ecological construction, and community collaborative innovation . Community leaders including the Committee, OpenPOWER Foundation (OPF), Dragon Lizard Community, CXL Technology Alliance, etc., technical experts, industry experts, and more than a thousand IT engineers and data center practitioners participated in the conference.
|
|
||||||
|
|
||||||
@ -1,174 +0,0 @@
|
|||||||
---
|
|
||||||
title: OpenROAD and OpenPOWER Microwatt core for low-power ASIC applications
|
|
||||||
author: Ganesan Narayanasamy
|
|
||||||
tags:
|
|
||||||
- openpower
|
|
||||||
- adg
|
|
||||||
- academic
|
|
||||||
- openroad
|
|
||||||
date: 2024-01-25
|
|
||||||
draft: false
|
|
||||||
---
|
|
||||||
# OpenROAD and OpenPOWER - Microwatt core for low-power ASIC applications
|
|
||||||
|
|
||||||
## OpenPOWER for Energy-efficient applications
|
|
||||||
|
|
||||||
The [OpenPOWER](https://openpowerfoundation.org) microwatt processor is an open-source soft process core implementation of the IBM [POWER ISA](https://openpowerfoundation.org/specifications/isa/) architecture that is designed to be highly energy-efficient. This processor is an example of the growing trend of designing low-power processors that can be used in a variety of applications, including mobile devices, Internet of Things (IoT) devices, and more.
|
|
||||||
|
|
||||||
### Microwatt
|
|
||||||
Microwatt is a multi-core processor capable of running at up to 2.3 GHz and using the Power ISA v3.0 specification. It can run on lower cost FPGAs. It has a memory management unit, privilege modes, interrupts, a floating-point unit, an interrupt controller and a level-2 cache, so that it can boot Linux.
|
|
||||||
|
|
||||||
The Microwatt processor was implemented using the [OpenROAD](https://theopenroadproject.org/) native design flow - [OpenROAD-flow-scripts](https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts) . It is available as part of the EDA cloud native solution in OpenPOWER. OpenROAD delivers an autonomous, No-Human-In-Loop, fully-integrated RTL-GDSII flow for the design of digital integrated circuits across a range of technologies. OpenROAD includes specific features for low power design that enabled the design to specification for Microwatt.
|
|
||||||
|
|
||||||
## Microwatt Design Flow using OpenROAD
|
|
||||||
|
|
||||||
The figures below show the OpenROAD flow using [OpenROAD-flow-scripts](https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts)
|
|
||||||
|
|
||||||
### OpenROAD High-level Flow
|
|
||||||
|
|
||||||
{{< image src="blog/openroad_image1.png" >}}
|
|
||||||
|
|
||||||
### OpenROAD Flow Scripts - A detailed Physical Implementation Flow
|
|
||||||
|
|
||||||
{{< image src="blog/openroad_image2.png" >}}
|
|
||||||
|
|
||||||
## Design Methodology
|
|
||||||
|
|
||||||
Microwatt was implemented using Skywater130nm (What production versions are supported- Is there a link to share about it? It consists of 6 macros and over 800K standard cells.
|
|
||||||
|
|
||||||
The hardware description for Microwatt was defined using Verilog in OpenPOWER. The RTL was synthesized in OpenROAD using Yosys to obtain a power-efficient mapping. [OpenSTA](https://github.com/The-OpenROAD-Project/OpenSTA) is an integrated and incremental timing and power analysis engine built into OpenROAD.
|
|
||||||
|
|
||||||
### Synthesis
|
|
||||||
The OpenROAD flow uses a synthesized netlist from Yosys to transform the RTL into an elaborated design with corresponding technology mapped primitives to generate an optimized netlist based on the input on specified timing constraints. This netlist was used to create the floorplan for detailed physical implementation.
|
|
||||||
|
|
||||||
### Placement and Routing
|
|
||||||
|
|
||||||
#### Floorplan Import design
|
|
||||||
|
|
||||||
Microwatt has 6 macros that were placed using the automatic macro placement in ORFS.
|
|
||||||
|
|
||||||
- RAM512 1 392.925
|
|
||||||
- RAM32 1RW1R
|
|
||||||
- Multiply_add_64x64
|
|
||||||
- RAM32_1RW1R
|
|
||||||
- Microwatt_FP_DFFRFile
|
|
||||||
- Multiply_add_64x64
|
|
||||||
|
|
||||||
{{< image src="blog/openroad_image3.png" >}}
|
|
||||||
|
|
||||||
macro placement
|
|
||||||
|
|
||||||
### Power Distribution
|
|
||||||
|
|
||||||
There are 5 metal layers in total in Microwatt. Metal 1 is horizontal and M2 is vertical followed by M3, M4 and M5 in horizontal direction. Power distribution is using M1, M4 and M5. The M1 layer is horizontal on the standard cell rails to enable power for the standard cells. VIA2 and VIA3 power vias are dropped. M4 power stripes and M5 power stripes are drawn. An alternate pattern of VSS and VDD pattern is followed
|
|
||||||
|
|
||||||
The figure below shows the PDN grid generated.
|
|
||||||
|
|
||||||
This is the complete PDN of the floor plan.
|
|
||||||
|
|
||||||
{{< image src="blog/openroad_image4.png" >}}
|
|
||||||
|
|
||||||
### Placement
|
|
||||||
|
|
||||||
Global Placement places standard cells to minimize wire length and avoid congestion during routing. Detailed placement further legalizes standard cell placement to remove overlaps and fix orientation for optimal routing. This step also includes the use of the resizer to optimize timing using techniques like buffer insertion, sizing, pin swapping etc.
|
|
||||||
|
|
||||||
{{< image src="blog/openroad_image5.png" >}}
|
|
||||||
Figure: Placement Density View
|
|
||||||
|
|
||||||
{{< image src="blog/openroad_image6.png" >}}
|
|
||||||
|
|
||||||
Figure: Placement Optimization by Resizer
|
|
||||||
|
|
||||||
### Clock Tree Synthesis
|
|
||||||
|
|
||||||
ORFS automatically synthesizes clock trees to meet timing constraints and inserts buffers as needed to balance skew on high fanout nets. Filler cells are also added to meet manufacturing density requirements.
|
|
||||||
|
|
||||||
{{< image src="blog/openroad_image7.png" >}}
|
|
||||||
|
|
||||||
{{< image src="blog/openroad_image8.png" >}}
|
|
||||||
Figure: ext_clk Clock Tree Viewer
|
|
||||||
|
|
||||||
{{< image src="blog/openroad_image9.png" >}}
|
|
||||||
|
|
||||||
Figure: jtag_tck Clock Tree Viewer
|
|
||||||
|
|
||||||
### Timing Analysis
|
|
||||||
|
|
||||||
OpenROAD includes a built-in STA engine that is used to incrementally analyze timing at various flow stages. The GUI enables easy visualization of timing paths and setup/hold checks.
|
|
||||||
|
|
||||||
Shown below are post-CTS timing views for setup and hold times.
|
|
||||||
|
|
||||||
#### Setup Timing Path
|
|
||||||
|
|
||||||
{{< image src="blog/openroad_image10.png" >}}
|
|
||||||
Figure: Setup Timing Path
|
|
||||||
|
|
||||||
{{< image src="blog/openroad_image11.png" >}}
|
|
||||||
|
|
||||||
Figure: Hold Timing Path
|
|
||||||
|
|
||||||
#### Routing
|
|
||||||
|
|
||||||
{{< image src="blog/openroad_image12.png" >}}
|
|
||||||
Figure: Routing Congestion View
|
|
||||||
|
|
||||||
{{< image src="blog/openroad_image13.png" >}}
|
|
||||||
|
|
||||||
Figure: Detail Routing
|
|
||||||
|
|
||||||
#### Show CTS after detailed placement.
|
|
||||||
|
|
||||||
CTS is shown below by highlighting the clock nets before and after CTS
|
|
||||||
|
|
||||||
{{< image src="blog/openroad_image14.png" >}}
|
|
||||||
Figure: ext_clk source CTS
|
|
||||||
|
|
||||||
{{< image src="blog/openroad_image15.png" >}}
|
|
||||||
|
|
||||||
Figure: jtag tck source CTS
|
|
||||||
|
|
||||||
#### How was timing optimization done using the resizer repair commands?
|
|
||||||
|
|
||||||
Using resizer commands the following is done at the placement step. The details are available in 3_4_resizer.log
|
|
||||||
|
|
||||||
1) 51 input buffers are added
|
|
||||||
2) 87 output buffers are added
|
|
||||||
3) 7237 buffers are added in 9711 nets
|
|
||||||
4) 23377 instances are resized
|
|
||||||
|
|
||||||
#### What tradeoffs were made for timing vs power?
|
|
||||||
|
|
||||||
We optimize for timing and less so for power. We do have some power recovery features in development that should be available soon.
|
|
||||||
|
|
||||||
#### Where is the static IR estimation report?
|
|
||||||
|
|
||||||
In 6_report.log when using ORFS
|
|
||||||
|
|
||||||
#### Did you run a simulation for power analysis?
|
|
||||||
|
|
||||||
We can provide a VCD (toggle counts) from simulation for improved accuracy. OR doesn't do simulation itself.
|
|
||||||
|
|
||||||
#### What kind of signoff was used to verify final timing and power (PrimeTime, Calibre etc.)
|
|
||||||
|
|
||||||
We have not done any signoff for final timing and power using Prime Time & Calibre.Only OpenROAD flow is being executed.
|
|
||||||
|
|
||||||
### Physical Verification
|
|
||||||
|
|
||||||
Once the physical layout (i.e., the GDS file) is complete, the design is ready for final verification and sign-off. This involves running a series of tests to ensure that the design meets all of the necessary requirements and specifications. Any issues that are found can be addressed, and the design can be re-synthesized and re-implemented until it meets all of the necessary criteria.
|
|
||||||
|
|
||||||
Finally, the design is ready for fabrication. The GDSII layout file is sent to a foundry, where the physical chip is manufactured. Once the chip is fabricated, it can be assembled into a larger system or device, such as a mobile phone or IoT device.
|
|
||||||
|
|
||||||
{{< image src="blog/openroad_image16.png" >}}
|
|
||||||
|
|
||||||
Figure: Microwatt Layout generated through OpenROAD
|
|
||||||
|
|
||||||
## Results
|
|
||||||
|
|
||||||
Showcase results here. Final GDSII. Power and Timing achieved, run times and state the potential for such application development for the future.
|
|
||||||
|
|
||||||
|
|
||||||
Worstcase voltage:1.80e+00 V
|
|
||||||
Average IR Drop : 4.62e-04 V
|
|
||||||
Worstcase IR Drop: 1.95e-03 V
|
|
||||||
|
|
||||||
As a result, it is possible to create highly efficient and effective microwatt processors that can be used in a variety of different devices and applications, from mobile phones to IoT devices and beyond. The combination of the OpenPOWER microwatt processor and the OpenROAD design flow represents a powerful toolset for designers looking to create low-power, high-performance processors for modern electronics.
|
|
||||||
@ -1,49 +0,0 @@
|
|||||||
---
|
|
||||||
title: The OpenPOWER HUB
|
|
||||||
author: Maximillian Schmidt
|
|
||||||
tags:
|
|
||||||
- openpower
|
|
||||||
- openstack
|
|
||||||
- powerservers
|
|
||||||
- redhatopenshift
|
|
||||||
- community
|
|
||||||
- innovation
|
|
||||||
date: 2023-04-13
|
|
||||||
draft: false
|
|
||||||
---
|
|
||||||
|
|
||||||
<table>
|
|
||||||
<colgroup>
|
|
||||||
<col style="width: 33.3333%;">
|
|
||||||
<col style="width: 33.3333%;">
|
|
||||||
<col style="width: 33.3333%;">
|
|
||||||
</colgroup>
|
|
||||||
<tbody>
|
|
||||||
<tr>
|
|
||||||
<td>
|
|
||||||
<img src="https://higherlogicdownload.s3.amazonaws.com/IMWUC/UploadedImages/jXNgEXbSTsuvBolFRQGb_OSU_horizontal_2C_O_over_B-L.png" class="media-object tinymce-editor-img img-responsive" alt="OSU Logo (horizontal)" title="OSU_horizontal_2C_O_over_B" data-title="OSU_horizontal_2C_O_over_B" width="272" data-modalsrc="https://higherlogicdownload.s3.amazonaws.com/IMWUC/UploadedImages/jXNgEXbSTsuvBolFRQGb_OSU_horizontal_2C_O_over_B.png" data-imgbase="https://higherlogicdownload.s3.amazonaws.com/IMWUC/UploadedImages/jXNgEXbSTsuvBolFRQGb_OSU_horizontal_2C_O_over_B.png" data-imgthumbnail="https://higherlogicdownload.s3.amazonaws.com/IMWUC/UploadedImages/jXNgEXbSTsuvBolFRQGb_OSU_horizontal_2C_O_over_B-T.png" data-imgmedium="https://higherlogicdownload.s3.amazonaws.com/IMWUC/UploadedImages/jXNgEXbSTsuvBolFRQGb_OSU_horizontal_2C_O_over_B-M.png" data-imglarge="https://higherlogicdownload.s3.amazonaws.com/IMWUC/UploadedImages/jXNgEXbSTsuvBolFRQGb_OSU_horizontal_2C_O_over_B-L.png" height="87" style="display: block; margin-left: auto; margin-right: auto;">
|
|
||||||
<h3 style="padding-left: 40px; text-align: center;">
|
|
||||||
<strong><span style="font-family: 'times new roman', times;">Center for Quantitative Life Sciences</span></strong>
|
|
||||||
</h3>
|
|
||||||
</td>
|
|
||||||
<td>
|
|
||||||
<img src="https://higherlogicdownload.s3.amazonaws.com/IMWUC/UploadedImages/qodLkZWQ0ejuYmOdWMCE_OpenPOWER_logo-L.png" class="media-object tinymce-editor-img img-responsive" alt="OpenPOWER Foundation logo" title="OpenPOWER_Foundation_logo" data-title="OpenPOWER_Foundation_logo" width="400" data-modalsrc="https://higherlogicdownload.s3.amazonaws.com/IMWUC/UploadedImages/qodLkZWQ0ejuYmOdWMCE_OpenPOWER_logo.png" data-imgbase="https://higherlogicdownload.s3.amazonaws.com/IMWUC/UploadedImages/qodLkZWQ0ejuYmOdWMCE_OpenPOWER_logo.png" data-imgthumbnail="https://higherlogicdownload.s3.amazonaws.com/IMWUC/UploadedImages/qodLkZWQ0ejuYmOdWMCE_OpenPOWER_logo-T.png" data-imgmedium="https://higherlogicdownload.s3.amazonaws.com/IMWUC/UploadedImages/qodLkZWQ0ejuYmOdWMCE_OpenPOWER_logo-M.png" data-imglarge="https://higherlogicdownload.s3.amazonaws.com/IMWUC/UploadedImages/qodLkZWQ0ejuYmOdWMCE_OpenPOWER_logo-L.png" style="display: block; margin-left: auto; margin-right: auto;">
|
|
||||||
</td>
|
|
||||||
<td>
|
|
||||||
<img src="https://higherlogicdownload.s3.amazonaws.com/IMWUC/UploadedImages/RVJxlZU9ReawO0IgCN29_OSL logo_fit-L.png" class="media-object tinymce-editor-img img-responsive" alt="OSU Open Source Lab logo" title="OSU_Open_Source_Lab-logo" data-title="OSU_Open_Source_Lab-logo" width="205" data-modalsrc="https://higherlogicdownload.s3.amazonaws.com/IMWUC/UploadedImages/RVJxlZU9ReawO0IgCN29_OSL logo_fit.png" data-imgbase="https://higherlogicdownload.s3.amazonaws.com/IMWUC/UploadedImages/RVJxlZU9ReawO0IgCN29_OSL logo_fit.png" data-imgthumbnail="https://higherlogicdownload.s3.amazonaws.com/IMWUC/UploadedImages/RVJxlZU9ReawO0IgCN29_OSL logo_fit-T.png" data-imgmedium="https://higherlogicdownload.s3.amazonaws.com/IMWUC/UploadedImages/RVJxlZU9ReawO0IgCN29_OSL logo_fit-M.png" data-imglarge="https://higherlogicdownload.s3.amazonaws.com/IMWUC/UploadedImages/RVJxlZU9ReawO0IgCN29_OSL logo_fit-L.png" height="77" style="display: block; margin-left: auto; margin-right: auto;">
|
|
||||||
</td>
|
|
||||||
</tr>
|
|
||||||
</tbody>
|
|
||||||
</table>
|
|
||||||
|
|
||||||
## The OpenPOWER HUB - An open, collaborative community enabling OpenPOWER
|
|
||||||
|
|
||||||
-----------------------------------------------------------------------
|
|
||||||
|
|
||||||
Centered around testing, development, and hardware integration on OpenPOWER hardware, the [OpenPOWER Foundation HUB](https://openpowerfoundation.org/hub/) (OPF HUB) is the place to begin or continue your next software project, whatever it may be. The OPF HUB resources are free to use, open, setup, reconfigurable, numerous, and backed by a dedicated HUB Special Integration Group. The HUB is a collaborative effort between the [OpenPOWER Foundation](https://openpowerfoundation.org/), Oregon State University [Center for Quantitive Life Sciences](https://cqls.oregonstate.edu/) (CQLS), Oregon State University [Open Source Lab](https://osuosl.org/) (OSUOSL), [University of Oregon](https://openpowerfoundation.org/hub/universityoforegon/), [VanTosh](https://openpowerfoundation.org/hub/vantosh/) and [Raptor Computing](https://openpowerfoundation.org/hub/raptorcomputingsystems/). Together with other OpenPOWER Foundation members, we form the [HUB Special Integration Group](https://openpowerfoundation.org/groups/hub/) (SIG), a group tasked solely with supporting and enabling others in starting on or porting projects to the POWER architecture and OpenPOWER platform.
|
|
||||||
|
|
||||||
The OPF HUB is a community and idea centered around a diverse set of people, platforms, and OpenPOWER hardware. It is a worldwide collection of users, providers, and SIG members; host to a diverse range of software, development stacks, operating systems, etc.; and of course, an ample collection of bleeding\-edge high performance computing (HPC) hardware, open for anyone to use and collaborate upon. The OPF HUB is not composed of the same hardware as the average cloud provider, because most clouds do not provide high end hardware like **OpenPOWER**. The systems that make up the OPF HUB are the same type of systems that went into the [Oak Ridge National Laboratory's 200 petaflop Summit supercomputer](https://www.olcf.ornl.gov/olcf-resources/compute-systems/summit/). The OPF HUB is also a community of people collaboratively engaging one another to develop, troubleshoot, plan, and push forward their own projects, as well as the OpenPOWER platform and idea.
|
|
||||||
|
|
||||||
The OPF HUB provided at OSU OSL includes access to bare metal machines, virtual machines (VMs), and Containers plus their orchestration/management. Users can interact with an OpenStack environment as well as Red Hat OpenShift Container Platform. All the OPF HUB hardware cannot easily be made ready to support everyone's next project without labor to manage, maintain, and make those resources readily available. We take pride in being able to provide the hardware resources for use, and have dedicated faculty researchers through the CQLS to help users access and make use of the OPF HUB.
|
|
||||||
|
|
||||||
The OpenPOWER HUB is an ever-changing resource that will continue to be upgraded with innovative technologies as they become available and meaningful to the world of HPC. Users and groups are invited to go to the main “[OpenPOWER HUB](https://openpowerfoundation.org/hub/)” website and find a provider to get free access to hardware resources and information. If you have questions about developing on the platform before or after you start your project, we invite you to join the [Power Developer eXchange community](https://community.ibm.com/community/user/powerdeveloper/home) to get support, exchange ideas, share experiences, and collaborate with Power experts and fellow developers.
|
|
||||||
@ -1,47 +0,0 @@
|
|||||||
---
|
|
||||||
title: Welcome OpenPOWER Foundation's new President and Board Directors
|
|
||||||
categories:
|
|
||||||
- blogs
|
|
||||||
tags:
|
|
||||||
- openpower
|
|
||||||
- openpower-foundation
|
|
||||||
- linux-foundation
|
|
||||||
- open-source
|
|
||||||
- open-source-hardware
|
|
||||||
- member
|
|
||||||
date: 2023-04-04
|
|
||||||
draft: false
|
|
||||||
---
|
|
||||||
|
|
||||||
Today, we are pleased to welcome the OpenPOWER Foundation's new President, Meow Yee, as well as the new Silver and Academic board member representatives, David Calderwood and Lance Albertson.
|
|
||||||
|
|
||||||
The OpenPOWER Foundation is committed to an open, community-driven technology development process, which is critical to the continued growth of open collaboration around the POWER architecture. Our new leadership team has deep technical and business acumen on the POWER platform, and are committed to driving the POWER architecture and ecosystem forward.
|
|
||||||
|
|
||||||
"_I would like to personally welcome Meow, David, and Lance onto the Board of the OpenPOWER Foundation and look forward to working with them to grow the OpenPOWER ecosystem_", said [James Kulina](https://www.linkedin.com/in/james-kulina/), Executive Director, OpenPOWER Foundation.
|
|
||||||
|
|
||||||
Meow Yee, is currently the Director, China Power Partnerships & Business Development, for Power Systems at IBM.
|
|
||||||
|
|
||||||
"_I'm delighted and honored to join the OpenPOWER Foundation board. I look forward to collaborating with the OpenPOWER community who are passionate about open innovation. Workgroups such as the POWER ISA, LibreBMC SIG have made significant contributions to open hardware and software development. Collectively we will grow this ecosystem further for shared benefit across our community_",
|
|
||||||
|
|
||||||
said [Meow Yee](https://www.linkedin.com/in/meow-yee/), Director, POWER Systems at IBM.
|
|
||||||
|
|
||||||
Lance Albertson is the Director for the Oregon State University Open Source Lab (OSUOSL). He is also the OPF HUB workgroup lead, focused on providing free POWER based systems to OSS projects for development work in porting and maintaining support for the POWER platform.
|
|
||||||
|
|
||||||
"_I believe it's important to provide a platform for FOSS projects to develop and maintain support for the POWER ecosystem. The [OSU Open Source Lab](https://osuosl.org) has been an integral academic supporter of the POWER ecosystem for over ten years with collaboration starting with IBM and more recently with the OpenPOWER Foundation. Since 2017, we have also collaborated with the [Center for Quantitative Life Sciences](https://cqls.oregonstate.edu) (CQLS) at Oregon State University to also include improved support for ppc64le and GPU-enabled software, especially in the realm of life sciences and the FOSS ecosystem._",
|
|
||||||
|
|
||||||
said [Lance Albertson](https://www.linkedin.com/in/ramereth/), Director Open Source Lab, Oregon State University.
|
|
||||||
|
|
||||||
David Calderwood, is the Chairman of [Red Semiconductor Ltd](https://redsemiconductor.com/), a new and exciting company developing next generation silicon based on the POWER architecture. They are commercializing the unique open source LibreSoC work around new vector instructions.
|
|
||||||
|
|
||||||
“_The OpenPOWER instruction set architecture is ideal for embedded computing applications as well as its traditional strength in high-performance Computing applications. The OpenPOWER Foundation encourages its member companies to contribute to enhancements to the ISA, and provides a robust framework ensuring ecosystem-wide compatibility of hardware, software and development tools. At RED Semiconductor we are contributing to the Foundation's ISA Technical Workgroup with our vectorisation instruction prefix that our Vantage chipset will exploit, and I'll be supporting other members in presenting their own optimisations of the OpenPOWER ISA._”
|
|
||||||
|
|
||||||
said [David Calderwood](https://www.linkedin.com/in/david-calderwood-9b096/), Chairman, Red Semiconductor Ltd.
|
|
||||||
|
|
||||||
The OpenPOWER Foundation looks forward to working with them on the Board of Directors and through their continued efforts within our working groups. We are all committed to developing new and exciting POWER based solutions through open standards and community driven collaboration.
|
|
||||||
|
|
||||||
You can learn more about our new board members on the [OpenPOWER Foundation's website](https://openpowerfoundation.org/boardofdirectors/).
|
|
||||||
|
|
||||||
Regards,
|
|
||||||
James Kulina
|
|
||||||
Executive Director, OpenPOWER Foundation
|
|
||||||
|
|
||||||
@ -1,9 +0,0 @@
|
|||||||
---
|
|
||||||
title: "David Calderwood"
|
|
||||||
position: "Director"
|
|
||||||
weight: 3000
|
|
||||||
date: 2023-03-29
|
|
||||||
start: 2023-03-27
|
|
||||||
end: 2025-03-27
|
|
||||||
draft: false
|
|
||||||
---
|
|
||||||
@ -1,9 +0,0 @@
|
|||||||
---
|
|
||||||
title: "Lance Albertson"
|
|
||||||
position: Director
|
|
||||||
weight: 4000
|
|
||||||
date: 2023-03-29
|
|
||||||
start: 2023-03-27
|
|
||||||
end: 2025-03-30
|
|
||||||
draft: false
|
|
||||||
---
|
|
||||||
@ -1,9 +0,0 @@
|
|||||||
---
|
|
||||||
title: "Meow Yee"
|
|
||||||
position: "President"
|
|
||||||
weight: 10
|
|
||||||
date: 2023-03-29
|
|
||||||
start: 2023-03-27
|
|
||||||
end: 2025-03-27
|
|
||||||
draft: false
|
|
||||||
---
|
|
||||||
@ -0,0 +1,10 @@
|
|||||||
|
---
|
||||||
|
title: Appentra Solutions
|
||||||
|
image: appentrasolutions.jpg
|
||||||
|
country: Spain
|
||||||
|
link: https://www.appentra.com/
|
||||||
|
level: silver
|
||||||
|
joined: 2019
|
||||||
|
date: 2021-03-31
|
||||||
|
draft: false
|
||||||
|
---
|
||||||
@ -1,10 +0,0 @@
|
|||||||
---
|
|
||||||
title: Codee
|
|
||||||
image: codee.png
|
|
||||||
country: Spain
|
|
||||||
link: https://www.codee.com/
|
|
||||||
level: silver
|
|
||||||
joined: 2019
|
|
||||||
date: 2021-03-31
|
|
||||||
draft: false
|
|
||||||
---
|
|
||||||
@ -1,9 +1,8 @@
|
|||||||
---
|
---
|
||||||
title: FreeBSD Foundation
|
title: FreeBSD Foundation
|
||||||
image: freebsdlogo.jpg
|
#image:
|
||||||
link: https://freebsd.org
|
link: https://freebsd.org
|
||||||
level: associate
|
level: associate
|
||||||
joined: 2021
|
date: 2021-12-26
|
||||||
date: 2023-07-19
|
|
||||||
draft: false
|
draft: false
|
||||||
---
|
---
|
||||||
|
|||||||
@ -1,10 +0,0 @@
|
|||||||
---
|
|
||||||
title: Power Maroc
|
|
||||||
image: powerm.png
|
|
||||||
country: Morocco
|
|
||||||
link: https://powerm.ma/
|
|
||||||
level: silver
|
|
||||||
joined: 2024
|
|
||||||
date: 2024-01-01
|
|
||||||
draft: false
|
|
||||||
---
|
|
||||||
@ -1,9 +0,0 @@
|
|||||||
---
|
|
||||||
title: POWER Progress Community
|
|
||||||
image: powerprogresscommunitylogo.jpg
|
|
||||||
link: https://www.powerpc-notebook.org/en/
|
|
||||||
level: associate
|
|
||||||
joined: 2020
|
|
||||||
date: 2023-07-19
|
|
||||||
draft: false
|
|
||||||
---
|
|
||||||
@ -1,10 +0,0 @@
|
|||||||
---
|
|
||||||
title: University of California - CHIPS Lab
|
|
||||||
image: ucla.png
|
|
||||||
country: USA
|
|
||||||
link: https://www.chips.ucla.edu/
|
|
||||||
level: academic
|
|
||||||
joined: 2021
|
|
||||||
date: 2021-08-31
|
|
||||||
draft: false
|
|
||||||
---
|
|
||||||
@ -1,7 +0,0 @@
|
|||||||
---
|
|
||||||
title: "Brad Frey"
|
|
||||||
#image:
|
|
||||||
member: ibm
|
|
||||||
date: 2021-08-05
|
|
||||||
draft: false
|
|
||||||
---
|
|
||||||
@ -1,15 +0,0 @@
|
|||||||
---
|
|
||||||
title: "David Calderwood"
|
|
||||||
image: "davidcalderwood.jpg"
|
|
||||||
member: redsemiconductor
|
|
||||||
date: 2023-03-15
|
|
||||||
draft: false
|
|
||||||
---
|
|
||||||
|
|
||||||
David is a graduate Electrical and Electronic Engineer, a Chartered Engineer and a Fellow of the IET (formerly the IEE), and a hardware engineer who has worked extensively in software.
|
|
||||||
|
|
||||||
As an engineer his expertise has spanned telecommunications, networking, computing and semiconductors and his international professional career has taken him from Europe to the Far East and the US.
|
|
||||||
|
|
||||||
David has held engineering roles, consultancy roles, and Business management roles, at Director level, culminating as a public company Chairman.
|
|
||||||
|
|
||||||
From his early days with Philips worked on the design and manufacturing of telephone systems as the industry went digital. He and his engineering team were one of the first to develop PCs sidestepping the IBM Bios, followed by nearly forty years acting as an engineering consultant, both in leading technology and organisational structure. David brings a significant width and depth of real-world technology industry experience.
|
|
||||||
@ -1,7 +0,0 @@
|
|||||||
---
|
|
||||||
title: "Jeremy Kerr"
|
|
||||||
#image:
|
|
||||||
member: codeconstruct
|
|
||||||
date: 2021-08-05
|
|
||||||
draft: false
|
|
||||||
---
|
|
||||||
@ -1,9 +1,7 @@
|
|||||||
---
|
---
|
||||||
title: "Lance Albertson"
|
title: Lance Albertson
|
||||||
image: "lancealbertson.png"
|
|
||||||
member: oregonstateuniversity
|
member: oregonstateuniversity
|
||||||
nickname: ramereth
|
nickname: ramereth
|
||||||
date: 2022-06-03
|
date: 2022-06-03
|
||||||
draft: false
|
draft: false
|
||||||
---
|
---
|
||||||
Lance Albertson is the Director for the Oregon State University Open Source Lab (OSUOSL) and has been involved with many open source projects since 2003. The OSUOSL provides hosting for more than 160 projects, including those of worldwide leaders like Debian Linux, the Linux Foundation and AlmaLinux. The most active organization of its kind, the OSUOSL offers world-class hosting services, professional software development and on-the-ground training for promising students interested in open source management and programming.
|
|
||||||
@ -1,23 +0,0 @@
|
|||||||
---
|
|
||||||
title: "Meow Yee"
|
|
||||||
image: meowyee.png
|
|
||||||
member: ibm
|
|
||||||
date: 2023-03-15
|
|
||||||
draft: false
|
|
||||||
---
|
|
||||||
|
|
||||||
Meow Yee is Director, China Power Partnerships & Business Development, for Power Systems
|
|
||||||
at IBM Corporation. She has broad ecosystem and business development experience working
|
|
||||||
with hardware and software business partners, working in IBM's software and hardware
|
|
||||||
divisions. She has deep experience in mergers & acquisitions and led the negotiations and
|
|
||||||
formation of a joint venture. Before her current role, she was on an international assignment to
|
|
||||||
China for 2.5 years with market development responsibility for IBM China's mainframe
|
|
||||||
business. Prior to that, as the Program Executive for Asian Initiatives at IBM, she managed a
|
|
||||||
ground-breaking project to share best practices across 30 global companies on growing
|
|
||||||
businesses in Asian marketplaces, that culminated in IBM's first Asian Leadership Conference.
|
|
||||||
She has managed a multi-hundred million dollar software business in IBM, developed IBM's
|
|
||||||
corporate information architecture, and worked as a researcher at the IBM T.J. Watson Research
|
|
||||||
Center.
|
|
||||||
Ms. Yee has been recognized with the National Women of Color Technology All Star, YWCA
|
|
||||||
Salute to Women and the US President's Lifetime Volunteer Service awards. Ms. Yee graduated
|
|
||||||
with a Master of Science degree in Computer Science from Imperial College London, England.
|
|
||||||
@ -1,26 +0,0 @@
|
|||||||
---
|
|
||||||
title: Codee
|
|
||||||
vendor: Codee
|
|
||||||
criteria: 1
|
|
||||||
image: codee.png
|
|
||||||
link: https://www.codee.com
|
|
||||||
tags:
|
|
||||||
- software
|
|
||||||
- static code analyzer
|
|
||||||
- programming
|
|
||||||
- performance
|
|
||||||
- C++
|
|
||||||
- Fortran
|
|
||||||
date: 2023-02-24
|
|
||||||
draft: false
|
|
||||||
---
|
|
||||||
|
|
||||||
Codee is a software development tool that provides automated code inspection specifically designed to improve the performance of C/C++/Fortran applications.
|
|
||||||
It provides a systematic predictable approach to optimize C/C++/Fortran source code for the target environment.
|
|
||||||
The tool scans the C/C++/Fortran source code without executing it, and produces a report for the developer indicating the issue,
|
|
||||||
its location, why it penalizes performance, and how to fix it in order to make the code run faster.
|
|
||||||
It is designed to interoperate with CI/CD systems.
|
|
||||||
|
|
||||||
Codee provides a performance optimization report with human-readable actionable items : opportunities, recommendations, defects and remarks.
|
|
||||||
It annotates CPU and GPU codes with OpenMP, OpenACC and compiler-specific directives.
|
|
||||||
It also detects defects in these directives, enabling the early detection of race conditions and data movement issues.
|
|
||||||
@ -0,0 +1,26 @@
|
|||||||
|
---
|
||||||
|
title: Parallelware Analyzer
|
||||||
|
vendor: Appentra
|
||||||
|
criteria: 1
|
||||||
|
image: parallelwareanalyzer.png
|
||||||
|
link: https://www.appentra.com/products/parallelware-analyzer/
|
||||||
|
tags:
|
||||||
|
- software
|
||||||
|
- analyzer
|
||||||
|
- programming
|
||||||
|
date: 2017-10-26
|
||||||
|
draft: false
|
||||||
|
---
|
||||||
|
|
||||||
|
Parallelware Analyzer is a suite of command-line tools aimed at helping software developers to build better quality parallel software in less time.
|
||||||
|
Designed around the needs of developers, Parallelware Analyzer provides the appropriate tools for the key stages of the parallel development workflow,
|
||||||
|
aiding developers with code analysis that would otherwise be error-prone and completed manually.
|
||||||
|
It can also be easily integrated with DevOp tools to benefit from its automatic usage during Continuous Integration.
|
||||||
|
|
||||||
|
The unmatched state-of-the-art static code analysis capabilities of the Parallelware technology address the complexity of
|
||||||
|
parallelism from three different perspectives :
|
||||||
|
- finding parallel defects in the code
|
||||||
|
- discovering new opportunities for parallelization in the code
|
||||||
|
- generating parallel-equivalent code that enables tasks to complete in less time
|
||||||
|
|
||||||
|
The Parallelware analysis completes quickly and enables real-time static code analysis for the development of correct parallel software.
|
||||||
@ -1,11 +0,0 @@
|
|||||||
---
|
|
||||||
title: IBM POWER10 Processor User Manual
|
|
||||||
link: https://files.openpower.foundation/s/EgCy7C43p2NSRfR
|
|
||||||
tags:
|
|
||||||
- processor
|
|
||||||
- cpu
|
|
||||||
- power10
|
|
||||||
- usermanual
|
|
||||||
date: 2023-07-17
|
|
||||||
draft: false
|
|
||||||
---
|
|
||||||
@ -0,0 +1 @@
|
|||||||
|
<i class="fa fa-infinity"></i>
|
||||||
Loading…
Reference in New Issue