cores
/
microwatt
mirror of https://github.com/antonblanchard/microwatt
3
1
Fork 1
Code Issues Projects Releases Wiki Activity
You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
master
caravel-mpw7-20221125
caravel-mpw7-20220822
branch-alias
trace-test
gitignore
litedram-update
liteeth-update
fix-sdcard
fpu-init
loadstore-init
core_debug-init
icache-unused-sig
icache-insn-u-state
dcache-unused-sig
unused-sig
divider-init
loadstore-pmu-init
icache-pmu-events
fpu-typo
less-fpga-init
caravel-mpw6-20220530
caravel-mpw5-20220323
caravel-mpw5-20220322
alt-reset-address
log2ceil-issue
fpu-constant
asic-3
boxarty-20211011
icbi-issue
orange-crab-freq
dcache-nc-fix
remove-potato-uart
cache-tlb-parameters-2
caravel-20210114
caravel-20210105
jtag-port-2
jtag-port
nia-debug
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '21ab36a0c0'
${ noResults }
microwatt/litedram/generated/arty/litedram_core.init

1997 lines
33 KiB
Plaintext
Raw Normal View History Unescape Escape

litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
5 years ago
4800002408000048
01006b69a600607d
a602487d05009f42
a64b5a7d14004a39
2402004ca64b7b7d
602100003c200000
spi: Add booting from flash to litedram init It will look for an ELF binary at the flash offset specified for the board (currently 0x300000 on Arty but that could be changed). Note: litedram is regenerated in order to rebuild the init code, which was done using a newer version of litedram from LiteX. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
6421ff00782107c6
litedram: Regenerate This regenerate litedram for all targets (genesys2 is new in this build) using the latest LiteX. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
3d80000060215f00
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
5 years ago
798c07c6618c0000
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
618c10d8658cff00
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
5 years ago
4e8004217d8903a6
spi: Add booting from flash to litedram init It will look for an ELF binary at the flash offset specified for the board (currently 0x300000 on Arty but that could be changed). Note: litedram is regenerated in order to rebuild the init code, which was done using a newer version of litedram from LiteX. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
4e8004207c6903a6
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
5 years ago
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000048000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
spi: Add booting from flash to litedram init It will look for an ELF binary at the flash offset specified for the board (currently 0x300000 on Arty but that could be changed). Note: litedram is regenerated in order to rebuild the init code, which was done using a newer version of litedram from LiteX. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
392000003d40c000
794a0020614a6004
7d2057aa7c0004ac
6000000060000000
6000000060000000
4e80002060000000
litedram: Add support for booting without BRAM This adds an option to disable the main BRAM and instead copy a payload stashed along with the init code in the secondary BRAM into DRAM and boot from there Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
5 years ago
0000000000000000
litedram: Update to new LiteX/LiteDRAM version Things have changed a bit in upstream LiteX. LiteDRAM now exposes a wishbone for the CSRs for example. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
5 years ago
3c4c000100000000
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
7c0802a63842adc4
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
f8010010fbe1fff8
f88100d8f821ff51
spi: Add booting from flash to litedram init It will look for an ELF binary at the flash offset specified for the board (currently 0x300000 on Arty but that could be changed). Note: litedram is regenerated in order to rebuild the init code, which was done using a newer version of litedram from LiteX. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
38800080f8a100e0
litedram: Regenerate from upstream litex Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
f8c100e87c651b78
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
38c100d838610020
litedram: Regenerate from upstream litex Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
f90100f8f8e100f0
spi: Add booting from flash to litedram init It will look for an ELF binary at the flash offset specified for the board (currently 0x300000 on Arty but that could be changed). Note: litedram is regenerated in order to rebuild the init code, which was done using a newer version of litedram from LiteX. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
f9410108f9210100
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
6000000048002135
386100207c7f1b78
6000000048001b4d
litedram: Regenerate from upstream litex Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
7fe3fb78382100b0
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
000000004800283c
0000018001000000
spi: Add booting from flash to litedram init It will look for an ELF binary at the flash offset specified for the board (currently 0x300000 on Arty but that could be changed). Note: litedram is regenerated in order to rebuild the init code, which was done using a newer version of litedram from LiteX. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
000000004e800020
0000000000000000
4c00012c7c0007ac
000000004e800020
0000000000000000
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
3842ad283c4c0001
7d6000267c0802a6
9161000848002775
48001b49f821fed1
litedram: Regenerate Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
5 years ago
3c62ffff60000000
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
4bffff4138637af0
litedram: Regenerate from upstream litex Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
788400203c80c000
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
5 years ago
7c8026ea7c0004ac
litedram: Update to new LiteX/LiteDRAM version Things have changed a bit in upstream LiteX. LiteDRAM now exposes a wishbone for the CSRs for example. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
5 years ago
3fe0c0003c62ffff
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
63ff000838637b10
3c62ffff4bffff1d
38637b307bff0020
7c0004ac4bffff0d
litedram: Update to new LiteX/LiteDRAM version Things have changed a bit in upstream LiteX. LiteDRAM now exposes a wishbone for the CSRs for example. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
5 years ago
73e900017fe0feea
3c62ffff41820010
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
4bfffef138637b48
4d80000073e90002
litedram: Update to new LiteX/LiteDRAM version Things have changed a bit in upstream LiteX. LiteDRAM now exposes a wishbone for the CSRs for example. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
5 years ago
3c62ffff41820010
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
4bfffed938637b50
4e00000073e90004
litedram: Add support for booting without BRAM This adds an option to disable the main BRAM and instead copy a payload stashed along with the init code in the secondary BRAM into DRAM and boot from there Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
5 years ago
3c62ffff41820010
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
4bfffec138637b58
spi: Add booting from flash to litedram init It will look for an ELF binary at the flash offset specified for the board (currently 0x300000 on Arty but that could be changed). Note: litedram is regenerated in order to rebuild the init code, which was done using a newer version of litedram from LiteX. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
4d00000073e90008
3c62ffff41820010
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
4bfffea938637b60
liteeth: Hook up LiteX LiteEth ethernet controller Currently only generated for Arty. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
4182001073e90010
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
38637b703c62ffff
73ff01004bfffe95
litedram: Regenerate from upstream litex This adds Joel's sdcard feature reporting to the firmware. Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
3c62ffff41820010
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
4bfffe8138637b80
3b7b7b883f62ffff
4bfffe717f63db78
3c80c00041920028
litedram: Regenerate from upstream litex This adds Joel's sdcard feature reporting to the firmware. Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
7884002060840010
7c8026ea7c0004ac
7884b5823c62ffff
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
4bfffe4938637b90
3c80c000418e004c
litedram: Regenerate from upstream litex This adds Joel's sdcard feature reporting to the firmware. Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
7884002060840018
7c8026ea7c0004ac
788460223c62ffff
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
4bfffe2138637ba8
litedram: Regenerate from upstream litex This adds Joel's sdcard feature reporting to the firmware. Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
608400303c80c000
liteeth: Hook up LiteX LiteEth ethernet controller Currently only generated for Arty. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7c0004ac78840020
3c62ffff7c8026ea
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
38637bc07884b282
3d20c0004bfffdfd
litedram: Regenerate from upstream litex This adds Joel's sdcard feature reporting to the firmware. Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
7929002061290020
7d204eea7c0004ac
792906003c80000f
3c62ffff60844240
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
38637bd87c892392
418a02604bfffdcd
63de00383fc0c000
7c0004ac7bde0020
3d40c0007fc0f6ea
litedram: Regenerate from upstream litex This adds Joel's sdcard feature reporting to the firmware. Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
614a600439200002
7c0004ac794a0020
3fe0c0007d2057aa
63ff60003920ff9f
7c0004ac7bff0020
7c0004ac7d20ffaa
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
7c0004ac7fa0feaa
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
7c0004ac7f80feaa
4bfffd257fe0feaa
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
57e6063e3c62ffff
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
57a4063e5785063e
57f8063e38637bf8
7fa9e3784bfffd4d
7d29fb78579a063e
5529063e57b9063e
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
418201682c090000
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
7fbdf8387fbde038
2c1d00ff57bd063e
2c19000141820154
2c1a000240820184
739c00bf41820010
408201302c1c0020
Regenerate litedram and liteeth Note: There are a few patches to upstream to fix an upstream breakage of litedram standalone generator, and fix some issues with liteeth in the way it's used on Wukong. All these have pending pull requests. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
3 years ago
57ff063e3bffffe8
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
41810120281f0001
Regenerate litedram and liteeth Note: There are a few patches to upstream to fix an upstream breakage of litedram standalone generator, and fix some issues with liteeth in the way it's used on Wukong. All these have pending pull requests. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
3 years ago
392000353fe0c000
7bff002063ff6000
spi: Add booting from flash to litedram init It will look for an ELF binary at the flash offset specified for the board (currently 0x300000 on Arty but that could be changed). Note: litedram is regenerated in order to rebuild the init code, which was done using a newer version of litedram from LiteX. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7d20ffaa7c0004ac
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
3b4000023fa0c000
7bbd002063bd6004
7f40efaa7c0004ac
Regenerate litedram and liteeth Note: There are a few patches to upstream to fix an upstream breakage of litedram standalone generator, and fix some issues with liteeth in the way it's used on Wukong. All these have pending pull requests. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
3 years ago
7d20ffaa7c0004ac
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
7f80feaa7c0004ac
3c62ffff4bfffc69
38637c185784063e
738900024bfffc9d
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
3c62ffff40820090
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
4bfffc8938637c38
7f40efaa7c0004ac
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
7c0004ac39200006
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
4bfffc2d7d20ffaa
7f40efaa7c0004ac
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
7c0004ac39200001
392000007d20ffaa
Regenerate litedram and liteeth Note: There are a few patches to upstream to fix an upstream breakage of litedram standalone generator, and fix some issues with liteeth in the way it's used on Wukong. All these have pending pull requests. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
3 years ago
7d20ffaa7c0004ac
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
7c0004ac639c0002
7c0004ac7f80ffaa
4bfffbf57d20efaa
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
3b4000053b000002
7c0004ac7ff9fb78
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
7c0004ac7f00efaa
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
7c0004ac7f40cfaa
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
4bfffbcd7f80feaa
4082ffe0739c0001
38637c503c62ffff
3d40c0004bfffbfd
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
794a0020614a6008
7d20562a7c0004ac
652920005529021e
7c0004ac61291f6b
7f63db787d20572a
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
3c62ffff4bfffbcd
38637c607bc40020
4bfffbb97fdaf378
4bfffbb17f63db78
419200d0408e0094
38637c803c62ffff
386000004bfffb9d
2c190020480001a0
2c1a00ba4082ffbc
2c1800184082ffb4
3c62ffff4082ffac
4bfffb7138637c48
7f63db784bffff68
408e00684bfffb65
3c62ffff4092ffb8
4bfffb5138637d90
38a000003c80ff00
60a5a00060846000
3c60400078840020
6000000048001865
38637db03c62ffff
4bfffb9d4bfffb25
3c82ffff4bffff84
38847c983c62ffff
4bfffb0938637ca8
6000000048000c3d
3c82ffff4bffff54
38847c983c62ffff
4bfffae938637ca8
6000000048000c1d
3c62ffff4bffff80
4bfffad138637cc8
38a000403c9ef000
Regenerate litedram and liteeth Note: There are a few patches to upstream to fix an upstream breakage of litedram standalone generator, and fix some issues with liteeth in the way it's used on Wukong. All these have pending pull requests. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
3 years ago
3861007078840020
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
60000000480017ed
Regenerate litedram and liteeth Note: There are a few patches to upstream to fix an upstream breakage of litedram standalone generator, and fix some issues with liteeth in the way it's used on Wukong. All these have pending pull requests. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
3 years ago
3d400002e9210070
614a464c3c62ffff
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
794a83e438637ce0
Regenerate litedram and liteeth Note: There are a few patches to upstream to fix an upstream breakage of litedram standalone generator, and fix some issues with liteeth in the way it's used on Wukong. All these have pending pull requests. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
3 years ago
614a457f79290600
408200247c295000
2c09000189210075
a121008240820010
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
418200442c090015
38637d003c62ffff
892100774bfffa6d
Regenerate litedram and liteeth Note: There are a few patches to upstream to fix an upstream breakage of litedram standalone generator, and fix some issues with liteeth in the way it's used on Wukong. All these have pending pull requests. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
3 years ago
8901007489410076
3c62ffff88e10073
88a1007188c10072
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
38637d6088810070
Regenerate litedram and liteeth Note: There are a few patches to upstream to fix an upstream breakage of litedram standalone generator, and fix some issues with liteeth in the way it's used on Wukong. All these have pending pull requests. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
3 years ago
89210075f9210060
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
4bfffee04bfffa3d
3f22ffffe9210090
3b397d183ba00000
a12100a87fde4a14
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
418000347c1d4840
3c62ffff80810088
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
4bfffa0938637d40
e86100884bfffa81
4182fea02c23ffff
8161000838210130
480022507d638120
38a000383c9ef000
386100b078840020
6000000048001705
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
2c090001812100b0
eb6100d040820048
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
ebe100b8eb8100c0
7f23cb787ba40020
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
7b6500207f86e378
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
4bfff9a13ffff000
7b6500207c9fd214
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
7f83e37878840020
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
60000000480016bd
7fde4a14a12100a6
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
4bffff583bbd0001
0300000000000000
3d20c80000000880
7929002061291004
7c604f2a7c0004ac
392000013d40c800
794a0020614a1008
liteeth: Hook up LiteX LiteEth ethernet controller Currently only generated for Arty. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7d20572a7c0004ac
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
000000004e800020
litedram: Regenerate from upstream litex This adds Joel's sdcard feature reporting to the firmware. Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
0000000000000000
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
3842a6e83c4c0001
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
4182006828030002
4182003028030003
4082007c28030001
6129101c3d20c800
litedram: Regenerate from upstream litex This adds Joel's sdcard feature reporting to the firmware. Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
7c0004ac79290020
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
3d40c8007c804f2a
614a102039200001
3d20c80048000024
792900206129104c
litedram: Regenerate from upstream litex This adds Joel's sdcard feature reporting to the firmware. Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
7c804f2a7c0004ac
liteeth: Hook up LiteX LiteEth ethernet controller Currently only generated for Arty. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
392000013d40c800
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
794a0020614a1050
7d20572a7c0004ac
3d20c8004e800020
7929002061291034
7c804f2a7c0004ac
392000013d40c800
4bffffd0614a1038
4bffff287c8307b4
Regenerate litedram and liteeth Note: There are a few patches to upstream to fix an upstream breakage of litedram standalone generator, and fix some issues with liteeth in the way it's used on Wukong. All these have pending pull requests. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
3 years ago
0000000000000000
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
3d20c80000000000
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
6129080439400001
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
792900207d431830
Regenerate litedram and liteeth Note: There are a few patches to upstream to fix an upstream breakage of litedram standalone generator, and fix some issues with liteeth in the way it's used on Wukong. All these have pending pull requests. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
3 years ago
7c604f2a7c0004ac
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
610808143d00c800
Regenerate litedram and liteeth Note: There are a few patches to upstream to fix an upstream breakage of litedram standalone generator, and fix some issues with liteeth in the way it's used on Wukong. All these have pending pull requests. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
3 years ago
7c0004ac79080020
394000007d40472a
7d404f2a7c0004ac
000000004e800020
litedram: Update to new LiteX/LiteDRAM version Things have changed a bit in upstream LiteX. LiteDRAM now exposes a wishbone for the CSRs for example. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
5 years ago
0000000000000000
Regenerate litedram and liteeth Note: There are a few patches to upstream to fix an upstream breakage of litedram standalone generator, and fix some issues with liteeth in the way it's used on Wukong. All these have pending pull requests. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
3 years ago
394000013d20c800
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
7d43183061290804
litedram: Update to new LiteX/LiteDRAM version Things have changed a bit in upstream LiteX. LiteDRAM now exposes a wishbone for the CSRs for example. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
5 years ago
7c0004ac79290020
soc: Rename wb_dram_ctrl to wb_ext_io and rework decoding This makes the control bus currently going out of "soc" towards litedram more generic for external IO devices added by the top-level rather than inside the SoC proper. This is mostly renaming of signals and a small change on how the address decoder operates, using a separate "cascaded" decode for the external IOs. We make the region 0xc8nn_nnnn be the "external IO" region for now. This will make it easier / cleaner to add more external devices. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
3d00c8007c604f2a
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
7908002061080818
litedram: Update to new LiteX/LiteDRAM version Things have changed a bit in upstream LiteX. LiteDRAM now exposes a wishbone for the CSRs for example. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
5 years ago
7d40472a7c0004ac
7c0004ac39400000
4e8000207d404f2a
0000000000000000
liteeth: Hook up LiteX LiteEth ethernet controller Currently only generated for Arty. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
3d20c80000000000
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
6129080439400001
liteeth: Hook up LiteX LiteEth ethernet controller Currently only generated for Arty. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
792900207d431830
7c604f2a7c0004ac
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
6108081c3d00c800
liteeth: Hook up LiteX LiteEth ethernet controller Currently only generated for Arty. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7c0004ac79080020
394000007d40472a
7d404f2a7c0004ac
litedram: Use 32-bit CSR bus Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
5 years ago
000000004e800020
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
5 years ago
0000000000000000
Regenerate litedram and liteeth Note: There are a few patches to upstream to fix an upstream breakage of litedram standalone generator, and fix some issues with liteeth in the way it's used on Wukong. All these have pending pull requests. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
3 years ago
4182004028030002
4182001c28030003
4082004028030001
litedram: Regenerate from upstream litex Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
392000003d40c800
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
48000010614a1028
litedram: Regenerate from upstream litex Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
392000003d40c800
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
794a0020614a1058
Regenerate litedram and liteeth Note: There are a few patches to upstream to fix an upstream breakage of litedram standalone generator, and fix some issues with liteeth in the way it's used on Wukong. All these have pending pull requests. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
3 years ago
7d20572a7c0004ac
3d40c8004e800020
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
614a104039200000
Regenerate litedram and liteeth Note: There are a few patches to upstream to fix an upstream breakage of litedram standalone generator, and fix some issues with liteeth in the way it's used on Wukong. All these have pending pull requests. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
3 years ago
3d40c8004bffffe4
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
614a101039200000
Regenerate litedram and liteeth Note: There are a few patches to upstream to fix an upstream breakage of litedram standalone generator, and fix some issues with liteeth in the way it's used on Wukong. All these have pending pull requests. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
3 years ago
000000004bffffd4
0000000000000000
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
4182004028030002
4182001c28030003
4082004028030001
litedram: Regenerate from upstream litex This adds Joel's sdcard feature reporting to the firmware. Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
392000003d40c800
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
48000010614a1024
392000003d40c800
794a0020614a1054
litedram: Regenerate from upstream litex This adds Joel's sdcard feature reporting to the firmware. Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
7d20572a7c0004ac
Regenerate litedram and liteeth Note: There are a few patches to upstream to fix an upstream breakage of litedram standalone generator, and fix some issues with liteeth in the way it's used on Wukong. All these have pending pull requests. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
3 years ago
3d40c8004e800020
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
614a103c39200000
3d40c8004bffffe4
614a100c39200000
000000004bffffd4
0000000000000000
786900202c030000
4080000839290001
2c29000139200001
4d8200203929ffff
4bfffff060000000
0000000000000000
3c4c000100000000
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
7c0802a63842a444
60e700033ce08020
78e7002039200000
f821ffa148001e99
3941001f7c7d1b78
7d0a4a143bc10020
7d4903a639400004
788407e0788af862
7c8438387c8400d0
7d4453787c8a5278
4200ffe49d480001
2829001039290004
3d40c8004082ffc4
614a100c39200000
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
7c0004ac794a0020
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
3d40c8007d20572a
794a0020614a1010
7d20572a7c0004ac
4bfffc8938600009
4bffff2d3860000f
3cc0c8003d20c800
60c6107461291014
792900207fcaf378
38a0000478c60020
7ca903a638eaffff
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
8ca7000139000000
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
7ca82b787905400c
7c0004ac4200fff4
392900187ca04f2a
7c293000394a0004
3fe0c8004082ffcc
7bff002063ff0830
7c60fe2a7c0004ac
4bfffe4d5463063e
7c60fe2a7c0004ac
4bfffdcd5463063e
7fe0fe2a7c0004ac
57e3063e38800017
4bfffc2d3fe0c800
3860000f63ff082c
7bff00204bfffe89
7c60fe2a7c0004ac
4bfffe055463063e
7c60fe2a7c0004ac
4bfffd855463063e
7fe0fe2a7c0004ac
57e3063e38800025
3860000f4bfffbe9
3d40c8004bfffe49
614a100c39200000
7c0004ac794a0020
3d40c8007d20572a
794a0020614a1010
7d20572a7c0004ac
3be100303860000b
3860000f4bfffb65
3ce0c8004bfffe09
60e710183d60c800
3c6033333c005555
616b10783d800f0f
78e7002038800000
211d000138a00000
6063333360005555
796b0020618c0f0f
7d203e2a7c0004ac
792900203ba00004
38c100347fa903a6
9d26ffff39400004
7929c202394affff
392000044200fff4
7d2452147d2903a6
7c094000552907fe
7ccaf8ae40820054
7d2932787d3e50ae
7929fe625526063e
7d2930507d290038
5529f0be7d261838
7cc64a147d291838
7d29321454c9e13e
5526c23e7d296038
5526843e7d293214
552906be7d293214
394a00017ca54a14
38e700184200ff9c
7c2758003bde0004
4082ff5438840004
78a3002038210060
0000000048001c48
0000038001000000
3842a1783c4c0001
48001bcd7c0802a6
7c7f1b78f821ff61
4bfffb213b800000
7fe3fb783880002a
388000544bfffd15
7c7e1b783bbc0001
4bfffd017fe3fb78
2c0300007c63f214
2c1d00204182001c
7fe3fb7841820090
4bfffb2d7fbceb78
7f9de3784bffffc0
3b5c00047fe3fb78
7fe3fb784bfffb19
4bfffb0d7f5bd378
3bc0ffff7fe3fb78
7fe3fb784bfffb01
3880002a4bfffaf9
4bfffca17fe3fb78
7c791b7838800054
4bfffc917fe3fb78
2c0300007c63ca14
2c1effff41820010
7f7edb7840820008
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
2c1b001f3b7b0001
7fe3fb784181001c
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
4bffffb84bfffab1
3ba0ffff3b800020
2c1effff4bffff80
2c1a001f4082001c
418100083bc00000
3b9c000523da001f
2c1dffff7fdee214
3c62ffff4082001c
4bfff2a138637dc8
382100a060000000
7cbdf05048001b00
7ca50e707c9df214
789cfee27ca50194
7ca507b43c62ffff
38637dd87f84e378
4bfff2693bc00008
7fe3fb7860000000
4bfff9d93ba00000
4bfffb9538600064
4082003c7c1ce800
7fe3fb783880002a
388000544bfffbbd
7fe3fb787c7d1b78
7c63ea144bfffbad
4182ff882c030000
2c1e00003bdeffff
4bffff784082ffb4
3bbd00017fe3fb78
386000644bfff9d1
4bffffac4bfffb41
0100000000000000
3c4c000100000780
3d20c80038429fa4
7929002061291000
7d404e2a7c0004ac
4d820020280a000e
3940000e7c0802a6
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
f821ffa1f8010010
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
7d404f2a7c0004ac
38637df03c62ffff
600000004bfff1a5
e801001038210060
4e8000207c0803a6
0100000000000000
3c4c000100000080
3d20c80038429f3c
7929002061291000
7d404e2a7c0004ac
4d820020280a0001
394000017c0802a6
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
f821ffa1f8010010
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
7d404f2a7c0004ac
38637e183c62ffff
600000004bfff13d
e801001038210060
4e8000207c0803a6
0100000000000000
3c4c000100000080
7c0802a638429ed4
39297e403d22ffff
f821ff01480018f5
3f00c8003f80c800
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
3e62ffff3e82ffff
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
639c08043f22ffff
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
3e42ffff63180820
3b4000013ba00000
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
3ae00000f9210060
3a737e583a947e50
7b9c00203b397b88
3a527e607b180020
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
7fb0eb787ba307e0
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
7f56e8304bfff8c5
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
3a2000003be00000
7fbe07b439e00000
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
7de507b4e8610060
39c000207fc4f378
4bfff0813b600000
7fc3f37860000000
3880002a4bfff7f5
4bfff9e97fc3f378
7c751b7838800054
4bfff9d97fc3f378
7c6400347c63aa14
7e83a37821230080
548a60265484d97e
7d2952147c8407b4
4bfff0317f7b4a14
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
7fc3f37860000000
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
35ceffff4bfff7f1
7e639b784082ffac
600000004bfff015
4bfffc557fc3f378
4bfff0017f23cb78
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
7c11d84060000000
7dff7b784080000c
2c0f00077f71db78
7c0004ac4182002c
7c0004ac7ec0e72a
7c0004ac7f40c72a
39ef00017ee0e72a
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
3ba000014bffff30
7fe507b44bffff08
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
7e4393787fc4f378
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
4bffefa97bff0020
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
7a0307e060000000
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
393f00014bfff7b5
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
420000287d2903a6
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
4bfffbd57fc3f378
4bffef817f23cb78
2c1d000060000000
382101004182ffb4
7c0004ac480017ac
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
7c0004ac7ec0e72a
7c0004ac7f40c72a
4bffffc07ee0e72a
liteeth: Hook up LiteX LiteEth ethernet controller Currently only generated for Arty. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
0100000000000000
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
3c4c000100001280
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
7c0802a638429cfc
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
f821ffa1f8010010
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
386000004bfffd4d
386000004bfff6a5
386000014bfff735
386000014bfff695
3c62ffff4bfff725
4bffef0138637e78
4bfffde960000000
382100604bfffd7d
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
e801001038600001
Regenerate litedram and liteeth Note: There are a few patches to upstream to fix an upstream breakage of litedram standalone generator, and fix some issues with liteeth in the way it's used on Wukong. All these have pending pull requests. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
3 years ago
4e8000207c0803a6
0100000000000000
3c4c000100000080
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
7c0802a638429c8c
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
6129082c3d20c800
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
480016cd79290020
3b000002f821ff51
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
7f004f2a7c0004ac
3b2000033d20c800
7929002061290830
litedram: Regenerate from upstream litex This adds Joel's sdcard feature reporting to the firmware. Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
7f204f2a7c0004ac
3c62ffff3fc0c800
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
38637e883c804000
4bffee7963de0800
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
3b80000160000000
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
7bde00204bfffc8d
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
7f80f72a7c0004ac
litedram: Regenerate from upstream litex This adds Joel's sdcard feature reporting to the firmware. Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
3be00000386003e8
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
7c0004ac4bfff799
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
386003e87fe0f72a
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
4bfff7853f60c800
Regenerate litedram and liteeth Note: There are a few patches to upstream to fix an upstream breakage of litedram standalone generator, and fix some issues with liteeth in the way it's used on Wukong. All these have pending pull requests. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
3 years ago
7c0004ac7b7b0020
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
3f40c8007fe0df2a
7b5a0020635a0004
7fe0d72a7c0004ac
63bd100c3fa0c800
7c0004ac7bbd0020
3fc0c8007fe0ef2a
7bde002063de1010
litedram: Regenerate from upstream litex Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
7fe0f72a7c0004ac
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
3920000c3ee0c800
7af7002062f71000
7d20bf2a7c0004ac
6063c35038600000
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
7c0004ac4bfff719
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
7c0004ac7fe0ef2a
3920000e7fe0f72a
7d20bf2a7c0004ac
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
4bfff6f538602710
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
7c0004ac39200200
7c0004ac7d20ef2a
3860000f7f00f72a
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
7c0004ac4bfff42d
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
7c0004ac7fe0ef2a
litedram: Regenerate from upstream litex This adds Joel's sdcard feature reporting to the firmware. Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
3860000f7f20f72a
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
392000064bfff415
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
7d20ef2a7c0004ac
7f80f72a7c0004ac
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
4bfff3f93860000f
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
7c0004ac39200930
7c0004ac7d20ef2a
litedram: Regenerate from upstream litex This adds Joel's sdcard feature reporting to the firmware. Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
3860000f7fe0f72a
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
386000c84bfff3dd
392004004bfff681
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
7d20ef2a7c0004ac
7fe0f72a7c0004ac
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
4bfff3b938600003
4bfff65d386000c8
4bfffb994bfffddd
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
3c6040003c800020
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
60000000480006e9
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
408200242c030000
7c0004ac7c691b78
7c0004ac7f80d72a
382100b07f80df2a
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
4800153c7d2307b4
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
38a0000038c00000
3c6040003c800020
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
6000000048000471
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
7f80df2a7c0004ac
4bffffd039200001
0100000000000000
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
3c4c000100000980
7c0802a638429a5c
f8010010282303ff
41810028f821ffa1
3c62ffff7c641b78
4bffec7938637ea8
3821006060000000
7c0803a6e8010010
3d2000104e800020
408000287c234840
39200066786505a0
7864b2827ca54b92
38637eb03c62ffff
600000004bffec3d
3d2040004bffffc4
7c23484078646502
7863b28240800024
7d29185078895564
3c62ffff38a00066
38637ec07ca92b92
786317824bffffc8
7865556439200066
7c641b787ca52050
7ca54b923c62ffff
4bffffa438637ed0
0100000000000000
3c4c000100000080
7c0802a63842998c
7cc42a14fbe1fff8
7c8523787cbf2b78
3c62ffff7c641b78
38637ee078c60020
f821ff91f8010010
600000004bffeb9d
4bfffef97fe3fb78
38637ef03c62ffff
600000004bffeb85
4800141038210070
0100000000000000
2c24000000000180
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
7869f84241820024
7c6300d0786307e0
5463028054630794
786300207c634a78
386300014e800020
000000004bfffff4
0000000000000000
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
384298e83c4c0001
788407647c0802a6
7c691b783d40aaaa
48001339614aaaaa
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
7884f0827f832214
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
39040001f821ffc1
7d0903a67c7f1b78
420000807c7d1b78
600000004bffeb59
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
3d00aaaa7d3fe050
7feafb787929f082
3bc0000039290001
6108aaaa7d2903a6
7d3fe05042000060
7929f0823d005555
392900017feafb78
7d2903a661085555
7fffe05042000058
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
600000004bffeb09
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
3d2055557bfff082
61295555395f0001
420000407d4903a6
7fc307b438210040
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
91490000480012ec
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
4bffff7839290004
7c094000812a0000
3bde000141820008
4bffff8c394a0004
394a0004910a0000
815d00004bffffa0
418200087c0a4800
3bbd00043bde0001
000000004bffffac
Regenerate litedram and liteeth Note: There are a few patches to upstream to fix an upstream breakage of litedram standalone generator, and fix some issues with liteeth in the way it's used on Wukong. All these have pending pull requests. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
3 years ago
0000048001000000
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
384297d83c4c0001
7c0802a67d600026
2e26000091610008
f821ff4148001211
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
7cba2b787c7f1b78
789cf0827cde3378
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
81260004419200c0
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
2c09000082e60000
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
3f02ffff40820044
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
3b6000013ba00000
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
3b187ef87bf90020
4082009c7c3ce840
7b8510283c62ffff
7be4002038637ef8
3c62ffff4bfffde5
4bffe9a138637b88
4bffea0560000000
2d97000060000000
3ba000007ffbfb78
3b2000003ac00001
7c3de0407bf50020
408200847fb8eb78
418200282c170000
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
7b0510283c62ffff
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
7be4002038637f08
3c62ffff4bfffd8d
4bffe94938637b88
382100c060000000
816100087f2307b4
4800118c7d618120
4bffff503ae00001
7f44d3787b630020
7ba917644bfffdb5
73a97fff7c7f492e
408200147c7b1b78
7f24cb787ba51028
4bfffd317f03c378
4bffff2c3bbd0001
7ac300207f44d378
809b00004bfffd7d
7c761b787c651b78
4182003c7c032040
419200343b390001
2c2c0000e99e0008
7d8903a641820028
78840020e8de0010
7b630020f8410018
e84100184e800421
4082ff582c030000
4082001c73187fff
3c62ffff418e0018
7ea4ab787ba51028
4bfffcb138637f08
3b7b00043bbd0001
000000004bfffef4
00000b8003000000
384296183c4c0001
7c0802a67d708026
4800106991610008
7cdb3378f821ff71
2e3b00003ba4ffe0
7c9e23787c7f1b78
7c641b787fa3ea14
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
38637f183c62ffff
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
4bffe8197cbc2b78
3c62ffff60000000
4092000c38637f30
38637f403c62ffff
600000004bffe7fd
4bfffb597fc3f378
38637f503c62ffff
600000004bffe7e5
408200a82c3c0000
38df00207cf602a6
7c26284038bd0020
7929d9427d3fe850
3900ffff7feafb78
4081000839290001
2c29000139200001
3929fffff90a0000
f90a0010f90a0008
394a0020f90a0018
7d3602a64082ffe4
78ea00203f8005f5
79290020639ce100
7d2950507f9ee1d2
38637f583c62ffff
4bffe7617f9c4b92
7f83e37860000000
3c62ffff4bfffabd
4bffe74938637f68
3c62ffff60000000
4bffe73938637b88
4bffe79d60000000
7f9602a660000000
7d3fe85040920048
3bbd0020395f0020
7c2ae8407929d942
4081000839290001
2c29000139200001
3929ffffe95f0000
e95f0010e95f0008
3bff0020e95f0018
4800001c4082ffe4
394000007bdbe8c2
3ba000007f7adb78
4082006c7c1dd000
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
3d4005f57d3602a6
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
614ae1007b9c0020
7fde51d279290020
3c62ffff7d29e050
7fde4b9238637f70
600000004bffe69d
4bfff9f97fc3f378
38637f683c62ffff
600000004bffe685
38637b883c62ffff
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
600000004bffe675
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
8161000838210090
48000ed07d708120
794300207fa407b4
3bbd00014bfffaed
7c6a1b787d23db96
7d2918507d29d9d6
7d3f482a79291f48
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
000000004bffff68
0000068003000000
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
384293e03c4c0001
282402007c0802a6
f821ff8148000e3d
7c9f23787c7e1b78
418100083b800200
3c62ffff7c9c2378
38637f807fc4f378
600000004bffe5ed
4bfff9497fe3fb78
38637f503c62ffff
600000004bffe5d5
7fc3f3787f84e378
38c000004bfffaa1
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
7fe4fb7838a00001
7fc3f3787c7d1b78
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
7d23ea144bfffb99
2c0900007c7e1b78
3c62ffff41820080
7fa4eb787b85f882
4bffe58938637f90
283f800060000000
4081000c7fe5fb78
54a5042038a0ffff
78a5f0823c62ffff
38637fa838800000
600000004bffe55d
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
7be5f0823c62ffff
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
38637fc07fc4f378
600000004bffe545
38637fd83c62ffff
600000004bffe535
3821008038600000
48000d987c6307b4
38637fe83c62ffff
600000004bffe515
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
4bffffe038600001
litedram: Regenerate from upstream litex This adds Joel's sdcard feature reporting to the firmware. Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
0100000000000000
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
3c4c000100000480
60000000384292b4
6000000089228068
2c09000039428060
e92a000041820030
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
7c0004ac39290014
712900207d204eaa
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
600000004182ffec
7c0004ace9228060
4e8000207c604faa
39290010e92a0000
7d204eea7c0004ac
4082ffec71290008
600000005469063e
7c0004ace9428060
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
4e8000207d2057ea
Regenerate litedram and liteeth Note: There are a few patches to upstream to fix an upstream breakage of litedram standalone generator, and fix some issues with liteeth in the way it's used on Wukong. All these have pending pull requests. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
3 years ago
0000000000000000
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
3c4c000100000000
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
7c0802a63842922c
fbc1fff0fbe1fff8
f80100103be3ffff
8fdf0001f821ffd1
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
408200102c1e0000
3860000038210030
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
2c1e000a48000cd0
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
3860000d4082000c
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
7fc307b44bffff3d
4bffffd04bffff35
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
0100000000000000
3c4c000100000280
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
3d20c000384291cc
7929002061290020
Regenerate litedram and liteeth Note: There are a few patches to upstream to fix an upstream breakage of litedram standalone generator, and fix some issues with liteeth in the way it's used on Wukong. All these have pending pull requests. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
3 years ago
7d204eea7c0004ac
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
792906003d40c000
794a0020614a0008
7d4056ea7c0004ac
3d40c000714a0020
794a0020614a2000
6000000040820040
39400000f9428060
9942806860000000
614a20003d40001c
3d40c0007d295392
794a0020614a2018
7c0004ac3929ffff
4e8000207d2057ea
610800403d00c000
7c0004ac79080020
790807e37d0046ea
f942806060000000
614a20003d40001c
4182ffa07d495392
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
3920000160000000
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
3d00c00099228068
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
3920ff806108200c
7c0004ac79080020
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
e92280607d2047aa
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
7d404faa7c0004ac
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
794ac202e9228060
litedram: Regenerate from upstream litex This adds Joel's sdcard feature reporting to the firmware. Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
7c0004ac39290004
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
e92280607d404faa
litedram: Regenerate from upstream litex This adds Joel's sdcard feature reporting to the firmware. Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
3929000c39400003
console: Add support for the 16550 UART And rebuild various binaries Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
7d404faa7c0004ac
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
39290010e9228060
litedram: Regenerate from upstream litex This adds Joel's sdcard feature reporting to the firmware. Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
7d404faa7c0004ac
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
39400007e9228060
litedram: Regenerate from upstream litex This adds Joel's sdcard feature reporting to the firmware. Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
7c0004ac39290008
4e8000207d404faa
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
0000000000000000
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
78a9e8c200000000
3929000139400000
420000287d2903a6
78a5076078a90724
7d434a1439050001
7c844a147d0903a6
4200001839200000
7d24502a4e800020
394a00087d23512a
7d0448ae4bffffcc
392900017d0a49ae
000000004bffffdc
Regenerate litedram and liteeth Note: There are a few patches to upstream to fix an upstream breakage of litedram standalone generator, and fix some issues with liteeth in the way it's used on Wukong. All these have pending pull requests. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
3 years ago
0000000000000000
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
386000007c691b78
2c0a00007d4918ae
386300014d820020
000000004bfffff0
0000000000000000
408200082c240000
280500243881fff0
38600000f8640000
3d00fffe4d810020
790883e46108ffff
e92400006108d9ff
280a002089490000
2c25000040810040
2c05001041820054
2c0a003040820064
894900014082006c
408200602c0a0078
f924000039290002
3929000148000054
4bffffb8f9240000
714a00017d0a5634
2c2500004182ffec
38a0000a4082002c
2c0a00304800001c
4082001038a0000a
2c0a007889490001
386000004182ffb8
2c05001048000048
38a000104082fff4
38eaffd04bffffec
2807000954e7063e
3929ffd04181003c
7c0a28007d2a0734
390800014c800020
7d2907347c6519d2
7c691a14f9040000
89480000e9040000
4082ffc0714900ff
38eaff9f4e800020
2807001954e7063e
3929ffa94181000c
394affbf4bffffb8
280a0019554a063e
3929ffc94d810020
000000004bffffa0
0000000000000000
280900193923ff9f
3863ffe041810008
4e8000207c6307b4
0000000000000000
3c4c000100000000
7c0802a638428e94
f821ffa1480008e9
7cfd3b787c7e1b78
7c9c23787ca32b78
3880000038a0000a
7cdf3378eb3e0000
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
7d3a4b787d1b4378
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
600000004bfffe59
394000002b9d0010
4082005c2c3f0000
408200082c0a0000
7d4ad21439400001
4081003c7c035000
7d2948f87d235050
3929000179290020
e93e00007d2903a6
7c2ae0407d594850
9b69000040800018
39290001e93e0000
4200ffe0f93e0000
4800089c38210060
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
7bffe102409e0010
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
4bffff94394a0001
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
4bfffff47fffeb92
Regenerate litedram and liteeth Note: There are a few patches to upstream to fix an upstream breakage of litedram standalone generator, and fix some issues with liteeth in the way it's used on Wukong. All these have pending pull requests. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
3 years ago
0100000000000000
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
3c4c000100000780
7c0802a638428dc4
f821ffb148000821
7c7f1b78eb630000
7cbd2b787c9c2378
7fa3eb783bc00000
600000004bfffd71
408000147c3e1840
7d5b4850e93f0000
4180000c7c2ae040
4800082c38210050
3bde00017d5df0ae
e93f000099490000
f93f000039290001
000000004bffffbc
0000058001000000
38428d483c4c0001
3d22ffff7c0802a6
2b860010e9297ff8
7caa2b787d708026
4800078991610008
7c7c1b78f821ffa1
7cdd33787cbe2b78
f92100203be00000
e922800060000000
2c2a0000f9210028
2c1f000040820034
3be0000140820008
2e2700007fff07b4
3b7fffff7c3f2040
3821006040810030
7d70812081610008
409e00104800077c
3bff0001794ae102
7d4aeb924bffffbc
7f5ed3784bfffff4
7d3ae9d27f5eeb92
7d214a147d29f050
4192001088690020
4bfffdd55463063e
7c3df04060000000
7c69d9aee93c0000
4081ffc83b7bffff
7d29fa14e93c0000
4bffff90f93c0000
0300000000000000
3c4c000100000680
7c0802a638428c54
f821ff014800067d
f86100607c7d1b79
4182001438600000
3bc4ffff2c240000
4082013c3b610040
7c6307b438210100
2c0a00254800069c
4082062039050001
7cbc2b7838e00000
7ce93b7889450000
889c000138a50001
394700017d47d9ae
2c0800645488063e
28080078418201cc
280800684181002c
2c0800584181002c
2808005841820130
2c08002541810088
2c08004f418200c0
38e7000141820118
3904ff974bffffa4
280b000f550b063e
3d62ffff4181ffec
790815a8396b7488
7d085a147d0b42aa
4e8004207d0903a6
ffffffcc00000164
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
ffffffccffffffcc
ffffffccffffffcc
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
000000cc0000006c
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
ffffffccffffffcc
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
ffffffcc000000b8
ffffffcc00000048
00000150ffffffcc
4bffff842c080063
7d4a07b439010020
390000757d485214
990a002039290002
7d2907b439410020
3901002048000094
7d4852147d4a07b4
4bffffdc3900006f
991f0000393f0001
38bc0002f9210060
ebe1006089250000
7c7df850712a00ff
7c23f0404182000c
392000004180febc
4bfffea4993f0000
7d4a07b439010020
390000737d485214
390100204bffff90
7d4852147d4a07b4
4bffff7c39000070
7d4a07b438e10020
392900027d475214
990a00207d2907b4
7d2a4a147cea3b78
7f23f05039400000
994900203a460008
3ac100423a600030
3929ffd289210041
eb060000712900fd
5669063e40820458
3a80000060000000
f92100683aa00004
3a2000003ae00000
480001a43a028018
7d4a07b439010020
390000787d485214
390100204bfffef8
7d4852147d4a07b4
7d2907b439290002
7d0a4378988a0020
2c08004f4bffff7c
418201dc38f60001
5546063e3949ffa8
418103b828060022
38c676443cc2ffff
7d4652aa794a15a8
7d4903a67d4a3214
000001584e800420
0000039800000398
0000039800000398
0000039800000398
0000039800000398
0000039800000398
0000008c00000268
0000039800000398
0000037c00000398
000003980000008c
0000036400000398
0000039800000398
00000204000001ac
0000039800000398
00000398000002ac
000003980000008c
0000015c00000398
000003bc00000398
7ae900202c080075
394000007d214a14
994900207f1ac378
56aa183841820044
394affff39200001
7f0948397d295036
3920002d4182002c
3942801860000000
992e00007f5800d0
f9210060392e0001
7d2a482a7aa91e68
e88100607f5a4838
7f46d37838e0000a
3920000038a10020
386100605668063e
7c84c8507c9f2050
e88100604bfffa25
38c0000a7a8707e0
7c9f20507f45d378
386100607c84c850
3ad600014bfffb51
e9c1006089360000
41820010712800ff
7c39d0407f5f7050
7e4693784181fe7c
3a8000014bfffd7c
e90100687ae90020
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
7d214a1438e00010
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
38a100207c9ac850
9a29002038610060
7dd0482a7aa91e68
7f0e703839200000
4bfff9a17dc67378
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
7a8707e0e8810060
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
7c9f205038c00010
4bffff7c7dc57378
394000007ae90020
38e000087d214a14
5668063e7c9ac850
6000000099490020
394280187aa91e68
3861006038a10020
392000007dca482a
7dc673787f0e7038
e88100604bfff945
38c000087a8707e0
4bffffa47c9f2050
394000007ae90020
38e000107d214a14
390000207f06c378
38a1002099490020
7c9ac85039200002
4bfff90138610060
60000000e8810060
38a2801038610060
7c84c8507c9f2050
e88100604bfff9b5
38c000107a8707e0
7c9f20507f05c378
7ae900204bfffec0
7d214a1439400000
38e0000a39000020
9949002038c00001
3920000038a10020
386100607c9ac850
e92100604bfff89d
392900019b090000
4bfffe88f9210060
394000007ae90020
38a0000a7d214a14
3861002038800000
4bfff6f599490020
7c6f1b7860000000
4bfff6bd7f03c378
7c2f184060000000
7d0ef85040810064
7d08ca147f5ac850
2c2800007c637850
394000007c6e1a14
3b5a000138e00020
3b40000140820008
3b5affff2c3a0001
714a000140820014
f9c1006041820024
98ee00004800001c
3940000139ce0001
4082ffd47c237040
e8810060f8610060
386100607f05c378
7c84c8507c9f2050
4bfffdd04bfff8a5
3aa0000889360001
4082fdc02c09006c
4bfffdb87cf63b78
3aa0000289360001
4082fda82c090068
3aa000017cf63b78
3949ffd04bfffd9c
280a0009554a063e
7aea00204181fd8c
7d4152143af70001
4bfffd78992a0020
4bfffd703aa00008
3ac100413a600020
993f00004bfffba4
7d0543783bff0001
4bfffaf4fbe10060
0100000000000000
f9c1ff7000001280
fa01ff80f9e1ff78
fa41ff90fa21ff88
fa81ffa0fa61ff98
fac1ffb0faa1ffa8
fb01ffc0fae1ffb8
fb41ffd0fb21ffc8
fb81ffe0fb61ffd8
fbc1fff0fba1ffe8
f8010010fbe1fff8
e9c1ff704e800020
ea01ff80e9e1ff78
ea41ff90ea21ff88
ea81ffa0ea61ff98
eac1ffb0eaa1ffa8
eb01ffc0eae1ffb8
eb41ffd0eb21ffc8
eb81ffe0eb61ffd8
eba1ffe8e8010010
ebc1fff07c0803a6
4e800020ebe1fff8
e8010010ebc1fff0
7c0803a6ebe1fff8
600000004e800020
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
5 years ago
6d6f636c65570a0a
63694d206f742065
2120747461776f72
0000000000000a0a
67697320636f5320
203a65727574616e
0a786c6c36313025
0000000000000000
656620636f532020
203a736572757461
0000000000000000
0000002054524155
000000204d415244
litedram: Add support for booting without BRAM This adds an option to disable the main BRAM and instead copy a payload stashed along with the init code in the secondary BRAM into DRAM and boot from there Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
5 years ago
000000204d415242
spi: Add booting from flash to litedram init It will look for an ELF binary at the flash offset specified for the board (currently 0x300000 on Arty but that could be changed). Note: litedram is regenerated in order to rebuild the init code, which was done using a newer version of litedram from LiteX. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
4853414c46495053
0000000000000020
liteeth: Hook up LiteX LiteEth ethernet controller Currently only generated for Arty. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
54454e5245485445
0000000000000020
litedram: Regenerate from upstream litex This adds Joel's sdcard feature reporting to the firmware. Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
0020445241434453
litedram: Regenerate from upstream litex Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
000000000000000a
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
5 years ago
2020202020202020
203a4d4152422020
spi: Add booting from flash to litedram init It will look for an ELF binary at the flash offset specified for the board (currently 0x300000 on Arty but that could be changed). Note: litedram is regenerated in order to rebuild the init code, which was done using a newer version of litedram from LiteX. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
000a424b20646c25
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
5 years ago
2020202020202020
203a4d4152442020
spi: Add booting from flash to litedram init It will look for an ELF binary at the flash offset specified for the board (currently 0x300000 on Arty but that could be changed). Note: litedram is regenerated in order to rebuild the init code, which was done using a newer version of litedram from LiteX. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
000a424d20646c25
litedram: Add support for booting without BRAM This adds an option to disable the main BRAM and instead copy a payload stashed along with the init code in the secondary BRAM into DRAM and boot from there Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
5 years ago
4152442020202020
203a54494e49204d
spi: Add booting from flash to litedram init It will look for an ELF binary at the flash offset specified for the board (currently 0x300000 on Arty but that could be changed). Note: litedram is regenerated in order to rebuild the init code, which was done using a newer version of litedram from LiteX. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
000a424b20646c25
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
5 years ago
2020202020202020
203a4b4c43202020
spi: Add booting from flash to litedram init It will look for an ELF binary at the flash offset specified for the board (currently 0x300000 on Arty but that could be changed). Note: litedram is regenerated in order to rebuild the init code, which was done using a newer version of litedram from LiteX. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
0a7a484d20646c25
0000000000000000
4c46204950532020
203a444920485341
7832302578323025
0000000078323025
7373657270794320
6f69736e6170532f
253d31464328206e
0000000029783230
696c62616e652020
004441555120676e
006e6f7263694d20
4920646175715b20
005d65646f6d204f
414c462049505320
203a46464f204853
7479622078257830
00000000000a7365
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
5 years ago
20676e69746f6f42
415242206d6f7266
0000000a2e2e2e4d
litedram: Regenerate Regenerate from upstream litex. Something in the update has improved memory read and write performance quite a lot on my Nexys Video: Before: Write speed: 83.2MiB/s Read speed: 140.4MiB/s After: Write speed: 352.1MiB/s Read speed: 218.5MiB/s Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2 years ago
3135636632333936
0000000000000000
4d4152446574694c
6620746c69756220
6574694c206d6f72
0000000a73252058
spi: Add booting from flash to litedram init It will look for an ELF binary at the flash offset specified for the board (currently 0x300000 on Arty but that could be changed). Note: litedram is regenerated in order to rebuild the init code, which was done using a newer version of litedram from LiteX. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
6620676e69797254
0a2e2e2e6873616c
0000000000000000
2074276e73656f44
6b696c206b6f6f6c
666c65206e612065
00000000000a3436
7070206120746f4e
696220656c343663
0000000a7972616e
6765732079706f43
20642520746e656d
7962207825783028
206f742029736574
00000000000a7025
20676e69746f6f42
415244206d6f7266
0a7825207461204d
0000000000000000
323025203a524448
2520783230252078
7832302520783230
3025207832302520
2078323025207832
0000000a78323025
litedram: Add support for booting without BRAM This adds an option to disable the main BRAM and instead copy a payload stashed along with the init code in the secondary BRAM into DRAM and boot from there Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
5 years ago
20676e6979706f43
2064616f6c796170
2e4d415244206f74
00000000000a2e2e
20676e69746f6f42
415244206d6f7266
0000000a2e2e2e4d
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
5 years ago
203a7379616c6564
000000000000002d
litedram: Regenerate from upstream litex Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
203a7379616c6564
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
5 years ago
30252d2b64323025
0000000000006432
litedram: Regenerate from upstream litex Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
6e69686374697753
204d415244532067
7774666f73206f74
746e6f6320657261
0000000a2e6c6f72
6e69686374697753
204d415244532067
7764726168206f74
746e6f6320657261
0000000a2e6c6f72
litedram: disable block_until_ready, regenerate Recent litedram gets stuck at memtest unless block_until_ready=False. (discussion in https://github.com/enjoy-digital/litedram/pull/292) This change regenerates with latest litedram and litex 62abf9c ("litedram_gen: Add block_until_ready port parameter to control blocking behaviour.") add2746a ("tools/litex_cli: Rename wb to bus.") Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
3 years ago
62202c64256d2020
007c203a64323025
0000000000006425
000000000000207c
litedram: Regenerate from upstream litex Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
203a747365622020
302562202c64256d
6000000000206432
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
5 years ago
76656c2064616552
000a3a676e696c65
litedram: Regenerate from upstream litex Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
696c616974696e49
52445320676e697a
3025783040204d41
000a2e2e2e786c38
0000000042756c25
4b756c252e756c25
0000000000004269
4d756c252e756c25
0000000000004269
47756c252e756c25
0000000000004269
2d78257830207325
0000002078257830
000000000d202020
3a65746972572020
0000000000000000
3a64616552202020
0000000000000000
litedram: Regenerate This regenerate litedram for all targets (genesys2 is new in this build) using the latest LiteX. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
64656570736d654d
litedram: Regenerate from upstream litex Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
2820702520746120
0000000000000000
Regenerate litedram and liteeth Note: There are a few patches to upstream to fix an upstream breakage of litedram standalone generator, and fix some issues with liteeth in the way it's used on Wukong. All these have pending pull requests. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
3 years ago
202c6d6f646e6152
0000000000000000
69746e6575716553
00000000202c6c61
litedram: Regenerate from upstream litex Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
0000000a2e2e2e29
2065746972572020
00203a6465657073
000000000000732f
2064616552202020
00203a6465657073
litedram: Regenerate This regenerate litedram for all targets (genesys2 is new in this build) using the latest LiteX. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
20747365746d654d
litedram: Regenerate from upstream litex Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
0028207025207461
7265207375622020
litedram: Regenerate This regenerate litedram for all targets (genesys2 is new in this build) using the latest LiteX. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
2520203a73726f72
00000a646c252f64
litedram: Regenerate from upstream litex Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
6520726464612020
litedram: Regenerate This regenerate litedram for all targets (genesys2 is new in this build) using the latest LiteX. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
25203a73726f7272
00000a646c252f64
litedram: Regenerate from upstream litex Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
6520617461642020
litedram: Regenerate This regenerate litedram for all targets (genesys2 is new in this build) using the latest LiteX. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
4 years ago
25203a73726f7272
00000a646c252f64
20747365746d654d
00000000000a4f4b
20747365746d654d
litedram: Regenerate from upstream litex Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
3 years ago
60000000000a4b4f
3736353433323130
6665646362613938
0000000000000000
0000000000007830
litedram: Add support for Microwatt-initialized controller This adds support for initializing the memory controller from microwatt rather than using a built-in RiscV processor. This might require some fixes to LiteX and LiteDRAM (they haven't been merged as of this commit yet). This is enabled in the shipped generated files and can be changed via modifying the generator script to pass False to "mw_init" Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
5 years ago
0000000000000000
00000000000000ff
000000000000ffff
0000000000ffffff
00000000ffffffff
000000ffffffffff
0000ffffffffffff
00ffffffffffffff
ffffffffffffffff