Fix ghdl warning due to variable shadowing in icache

Fix a couple of ghdl warnings:

icache.vhdl:387:21⚠️ declaration of "i" hides constant "i" [-Whide]
icache.vhdl:400:17⚠️ declaration of "i" hides constant "i" [-Whide]

Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
pull/253/head
Anton Blanchard 4 years ago committed by Anton Blanchard
parent 16da9b5ba7
commit 605010e33d

@ -384,9 +384,9 @@ begin
if r.store_tag(TAG_BITS - 1) = '0' then if r.store_tag(TAG_BITS - 1) = '0' then
wr_dat <= wishbone_in.dat; wr_dat <= wishbone_in.dat;
else else
for i in 0 to (wishbone_in.dat'length / 8) - 1 loop for ii in 0 to (wishbone_in.dat'length / 8) - 1 loop
j := ((i / 4) * 4) + (3 - (i mod 4)); j := ((ii / 4) * 4) + (3 - (ii mod 4));
wr_dat(i * 8 + 7 downto i * 8) <= wishbone_in.dat(j * 8 + 7 downto j * 8); wr_dat(ii * 8 + 7 downto ii * 8) <= wishbone_in.dat(j * 8 + 7 downto j * 8);
end loop; end loop;
end if; end if;
do_read <= not (stall_in or use_previous); do_read <= not (stall_in or use_previous);
@ -397,8 +397,8 @@ begin
cache_out(i) <= dout; cache_out(i) <= dout;
rd_addr <= std_ulogic_vector(to_unsigned(req_row, ROW_BITS)); rd_addr <= std_ulogic_vector(to_unsigned(req_row, ROW_BITS));
wr_addr <= std_ulogic_vector(to_unsigned(r.store_row, ROW_BITS)); wr_addr <= std_ulogic_vector(to_unsigned(r.store_row, ROW_BITS));
for i in 0 to ROW_SIZE-1 loop for ii in 0 to ROW_SIZE-1 loop
wr_sel(i) <= do_write; wr_sel(ii) <= do_write;
end loop; end loop;
end process; end process;
end generate; end generate;

Loading…
Cancel
Save