1408 Commits (4278387b21af84ed2bbdc890ea0bf7c7144e0c7d)

 

All Branches   

Search

Author	SHA1	Message	Date
Olof Kindgren	b9bf19f912	Added synthesis target ... The synth target can be used to analyze the core after synthesis without running P&R. Currently, the only edalize backends that support synthesis without P&R are vivado and icestorm, and icestorm needs yosys built with verific support to parse vhdl. To run synthesis only for a part, run fusesoc run --target=synth --tool=vivado microwatt --part=<part> where part is a valid Xilinx part such as xc7a100tcsg324-1	6 years ago
Olof Kindgren	250d09ed2d	Add Nexys Video support	6 years ago
Olof Kindgren	5e56b14125	Add FuseSoC core description file with Nexys A7 support	6 years ago
Olof Kindgren	abca85b034	Add constraint file for Nexys A7	6 years ago
Olof Kindgren	e8ad9bed10	Expose ram init file and memory size through toplevel	6 years ago
Olof Kindgren	b5bccc4c13	Add dummy clock generator	6 years ago
Anton Blanchard	37fe8b954c	Add a few more FPGA related files ... Add a temporary gcc patch to remove hardware divide instructions. Also add a firmware.hex file built with a gcc with the above patch. Right now micropython assumes 1MB of BRAM, which limits the FPGAs we can run on. We should be able to cut it down somewhat. Signed-off-by: Anton Blanchard <anton@linux.ibm.com>	6 years ago
Anton Blanchard	5a29cb4699	Initial import of microwatt ... Signed-off-by: Anton Blanchard <anton@linux.ibm.com>	6 years ago