Paul Mackerras
0ceace927c
This resolves various warnings and critical warnings from Vivado. In particular, the asynchronous loops in the xilinx hardware RNG were giving a lot of critical warnings, which proved to be difficult to suppress, so this instead makes all the xilinx platforms use the 'nonrandom.vhdl' implementation, which always returns an error. Signed-off-by: Paul Mackerras <paulus@ozlabs.org> |
11 months ago | |
|---|---|---|
| .. | ||
| LICENSE | ||
| acorn-cle-215.xdc | ||
| antmicro_artix_dc_scm.xdc | ||
| arty_a7.xdc | 11 months ago | |
| clk_gen_bypass.vhd | ||
| clk_gen_ecp5.vhd | ||
| clk_gen_mcmm.vhd | ||
| clk_gen_plle2.vhd | ||
| cmod_a7-35.xdc | ||
| firmware.hex | ||
| fpga-random.vhdl | ||
| fpga-random.xdc | ||
| genesys2.xdc | ||
| hello_world.hex | ||
| main_bram.vhdl | ||
| nexys-video.xdc | ||
| nexys_a7.xdc | ||
| pp_fifo.vhd | ||
| pp_soc_uart.vhd | ||
| pp_utilities.vhd | ||
| soc_reset.vhdl | ||
| soc_reset_tb.vhdl | ||
| top-acorn-cle-215.vhdl | 2 years ago | |
| top-antmicro-artix-dc-scm.vhdl | 2 years ago | |
| top-arty.vhdl | 11 months ago | |
| top-generic.vhdl | ||
| top-genesys2.vhdl | 2 years ago | |
| top-nexys-video.vhdl | 2 years ago | |
| top-orangecrab0.2.vhdl | 2 years ago | |
| top-wukong-v2.vhdl | 2 years ago | |
| wukong-v2.xdc | ||