|
|
@ -40,16 +40,13 @@ begin
|
|
|
|
if rst = '1' then
|
|
|
|
if rst = '1' then
|
|
|
|
state <= IDLE;
|
|
|
|
state <= IDLE;
|
|
|
|
ret_ack <= '0';
|
|
|
|
ret_ack <= '0';
|
|
|
|
report "MEM RST";
|
|
|
|
|
|
|
|
else
|
|
|
|
else
|
|
|
|
ret_dat := x"XXXXXXXXXXXXXXXX";
|
|
|
|
ret_dat := x"XXXXXXXXXXXXXXXX";
|
|
|
|
|
|
|
|
|
|
|
|
-- Active
|
|
|
|
-- Active
|
|
|
|
if wishbone_in.cyc = '1' then
|
|
|
|
if wishbone_in.cyc = '1' then
|
|
|
|
report "MEM CYC";
|
|
|
|
|
|
|
|
case state is
|
|
|
|
case state is
|
|
|
|
when IDLE =>
|
|
|
|
when IDLE =>
|
|
|
|
report "MEM IDLE";
|
|
|
|
|
|
|
|
if wishbone_in.stb = '1' then
|
|
|
|
if wishbone_in.stb = '1' then
|
|
|
|
-- write
|
|
|
|
-- write
|
|
|
|
if wishbone_in.we = '1' then
|
|
|
|
if wishbone_in.we = '1' then
|
|
|
@ -67,7 +64,6 @@ begin
|
|
|
|
end if;
|
|
|
|
end if;
|
|
|
|
end if;
|
|
|
|
end if;
|
|
|
|
when ACK =>
|
|
|
|
when ACK =>
|
|
|
|
report "MEM ACK";
|
|
|
|
|
|
|
|
ret_ack <= '0';
|
|
|
|
ret_ack <= '0';
|
|
|
|
state <= IDLE;
|
|
|
|
state <= IDLE;
|
|
|
|
end case;
|
|
|
|
end case;
|
|
|
|