Expose ram init file and memory size through toplevel

nia-debug
Olof Kindgren 5 years ago
parent b5bccc4c13
commit e8ad9bed10

@ -11,7 +11,8 @@ use work.pp_utilities.all;
--! @brief Simple memory module for use in Wishbone-based systems. --! @brief Simple memory module for use in Wishbone-based systems.
entity pp_soc_memory is entity pp_soc_memory is
generic( generic(
MEMORY_SIZE : natural := 4096 --! Memory size in bytes. MEMORY_SIZE : natural := 4096; --! Memory size in bytes.
RAM_INIT_FILE : string
); );
port( port(
clk : in std_logic; clk : in std_logic;
@ -48,7 +49,7 @@ architecture behaviour of pp_soc_memory is
return temp_ram; return temp_ram;
end function; end function;


signal memory : ram_t := init_ram("firmware.hex"); signal memory : ram_t := init_ram(RAM_INIT_FILE);


attribute ram_style : string; attribute ram_style : string;
attribute ram_style of memory : signal is "block"; attribute ram_style of memory : signal is "block";

@ -3,13 +3,18 @@


library ieee; library ieee;
use ieee.std_logic_1164.all; use ieee.std_logic_1164.all;
use ieee.math_real.all;


library work; library work;
use work.wishbone_types.all; use work.wishbone_types.all;



-- 0x00000000: Main memory (1 MB) -- 0x00000000: Main memory (1 MB)
-- 0xc0002000: UART0 (for host communication) -- 0xc0002000: UART0 (for host communication)
entity toplevel is entity toplevel is
generic (
MEMORY_SIZE : positive := 1048576;
RAM_INIT_FILE : string := "firmware.hex");
port( port(
clk : in std_logic; clk : in std_logic;
reset_n : in std_logic; reset_n : in std_logic;
@ -54,7 +59,7 @@ architecture behaviour of toplevel is
signal uart0_ack_out : std_logic; signal uart0_ack_out : std_logic;


-- Main memory signals: -- Main memory signals:
signal main_memory_adr_in : std_logic_vector(19 downto 0); signal main_memory_adr_in : std_logic_vector(positive(ceil(log2(real(MEMORY_SIZE))))-1 downto 0);
signal main_memory_dat_in : std_logic_vector(63 downto 0); signal main_memory_dat_in : std_logic_vector(63 downto 0);
signal main_memory_dat_out : std_logic_vector(63 downto 0); signal main_memory_dat_out : std_logic_vector(63 downto 0);
signal main_memory_cyc_in : std_logic; signal main_memory_cyc_in : std_logic;
@ -190,7 +195,8 @@ begin


main_memory: entity work.pp_soc_memory main_memory: entity work.pp_soc_memory
generic map( generic map(
MEMORY_SIZE => 1048576 MEMORY_SIZE => MEMORY_SIZE,
RAM_INIT_FILE => RAM_INIT_FILE
) port map( ) port map(
clk => system_clk, clk => system_clk,
reset => reset, reset => reset,

Loading…
Cancel
Save