forked from cores/microwatt
Browse Source
- 256B 2 way icache and dcache - 2 entry 2 way dTLB - 4 entry direct mapped iTLB - 8 entry debug log - disable FPUcaravel-20210105
4 changed files with 5 additions and 5 deletions
Loading…
Reference in new issue