A tiny Open POWER ISA softcore written in VHDL 2008
 
 
 
 
 
 
Go to file
Benjamin Herrenschmidt 1a63c39704 Make it possible to change wishbone address size
All that needs to be changed now is the size in wishbone_types.vhdl
and the address decoder in soc.vhdl

Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
fpga Fix clk_gen_bypass
hello_world Rebuild hello world assuming a 50MHz clock
media Add title image
scripts icache_tb: Improve test and include test file
sim-unisim Add a debug (DMI) bus and a JTAG interface to it on Xilinx FPGAs
tests Initial import of microwatt
.gitignore Update gitignore for new test bench build files
.travis.yml Allow a full make check on Travis
LICENSE Initial import of microwatt
Makefile dcache: Add testbench
README.md Minor tweaks to README.md
cache_ram.vhdl dcache: Introduce an extra cycle latency to make timing
common.vhdl dcache: Add a dcache
control.vhdl Add CR hazard detection
core.vhdl insn: Simplistic implementation of icbi
core_debug.vhdl fetch/icache: Fit icache in BRAM
core_tb.vhdl Add core debug module
countzero.vhdl countzero: Reorganize to have fewer levels of logic and fewer LUTs
countzero_tb.vhdl countzero: Add a testbench
cr_file.vhdl Reformat CR file
cr_hazard.vhdl Add CR hazard detection
crhelpers.vhdl crhelpers: Constraint "crnum" integer
dcache.vhdl Make it possible to change wishbone address size
dcache_tb.vhdl dcache: Add testbench
decode1.vhdl insn: Simplistic implementation of icbi
decode2.vhdl Do sign-extension instructions in writeback instead of execute1
decode_types.vhdl Merge pull request from paulusmack/writeback
divider.vhdl writeback: Do data formatting and condition recording in writeback
divider_tb.vhdl writeback: Do data formatting and condition recording in writeback
dmi_dtm_dummy.vhdl Fix build issue in dmi_dtm_dummy.vhdl
dmi_dtm_tb.vhdl Wishbone debug module
dmi_dtm_xilinx.vhdl Don't reset JTAG request register asynchronously
execute1.vhdl insn: Simplistic implementation of icbi
fetch1.vhdl fetch/icache: Fit icache in BRAM
fetch2.vhdl fetch2: Remove blank line
glibc_random.vhdl Reformat glibc_random
glibc_random_helpers.vhdl Reformat glibc_random
gpr_hazard.vhdl Add GPR hazard detection
helpers.vhdl Reformat helpers
icache.vhdl Make it possible to change wishbone address size
icache_tb.vhdl icache_tb: Improve test and include test file
icache_test.bin icache_tb: Improve test and include test file
insn_helpers.vhdl Add MCRF instruction
loadstore1.vhdl dcache: Add a dcache
logical.vhdl Consolidate logical instructions
microwatt.core dcache: Add a dcache
multiply.vhdl writeback: Do data formatting and condition recording in writeback
multiply_tb.vhdl writeback: Do data formatting and condition recording in writeback
plru.vhdl plru: Improve sensitivity list
plru_tb.vhdl plru: Add a simple PLRU module
ppc_fx_insns.vhdl Implement absolute branches
register_file.vhdl Fix register file size (there are 32 gprs).
rotator.vhdl Add a rotate/mask/shift unit and use it in execute1
rotator_tb.vhdl Add a rotate/mask/shift unit and use it in execute1
sim_console.vhdl Reformat sim_console
sim_console_c.c Make sim poll non-blocking
sim_jtag.vhdl Add jtag support in simulation via a socket
sim_jtag_socket.vhdl Add jtag support in simulation via a socket
sim_jtag_socket_c.c debug/sim: Make connect/disconnect messages quieter
sim_uart.vhdl Share soc.vhdl between FPGA and sim
simple_ram_behavioural.vhdl Make it possible to change wishbone address size
simple_ram_behavioural_helpers.vhdl Reformat simple_ram_behavioural
simple_ram_behavioural_helpers_c.c Silence some loadstore related debug
simple_ram_behavioural_tb.bin Initial import of microwatt
simple_ram_behavioural_tb.vhdl Make it possible to change wishbone address size
soc.vhdl Tighten UART address
wishbone_arbiter.vhdl Use a 3 way WB arbiter and cleanup fpga toplevel
wishbone_debug_master.vhdl Make it possible to change wishbone address size
wishbone_types.vhdl dcache: Add a dcache
writeback.vhdl dcache: Add a dcache

README.md

Microwatt

Microwatt

A tiny Open POWER ISA softcore written in VHDL 2008. It aims to be simple and easy to understand.

Simulation using ghdl

MicroPython running on Microwatt

You can try out Microwatt/Micropython without hardware by using the ghdl simulator. If you want to build directly for a hardware target board, see below.

  • Build micropython. If you aren't building on a ppc64le box you will need a cross compiler. If it isn't available on your distro grab the powerpc64le-power8 toolchain from https://toolchains.bootlin.com
git clone https://github.com/mikey/micropython
cd micropython
git checkout powerpc
cd ports/powerpc
make -j$(nproc)
cd ../../../
  • Microwatt uses ghdl for simulation. Either install this from your distro or build it. Next build microwatt:
git clone https://github.com/antonblanchard/microwatt
cd microwatt
make
  • Link in the micropython image:
ln -s ../micropython/ports/powerpc/build/firmware.bin simple_ram_behavioural.bin
  • Now run microwatt, sending debug output to /dev/null:
./core_tb > /dev/null

Synthesis on Xilinx FPGAs using Vivado

  • Install Vivado (I'm using the free 2019.1 webpack edition).

  • Setup Vivado paths:

source /opt/Xilinx/Vivado/2019.1/settings64.sh
  • Install FuseSoC:
pip3 install --user -U fusesoc
  • Create a working directory and point FuseSoC at microwatt:
mkdir microwatt-fusesoc
cd microwatt-fusesoc
fusesoc library add microwatt /path/to/microwatt/
  • Build using FuseSoC. For hello world (Replace nexys_video with your FPGA board such as --target=arty_a7-100):
fusesoc run --target=nexys_video microwatt --memory_size=8192 --ram_init_file=/path/to/microwatt/fpga/hello_world.hex

You should then be able to see output via the serial port of the board (/dev/ttyUSB1, 115200 for example assuming standard clock speeds). There is a know bug where initial output may not be sent - try the reset (not programming button on your board if you don't see anything.

  • To build micropython (currently requires 1MB of BRAM eg an Artix-7 A200):
fusesoc run --target=nexys_video microwatt

Testing

  • A simple test suite containing random execution test cases and a couple of micropython test cases can be run with:
make -j$(nproc) check

Issues

This is functional, but very simple. We still have quite a lot to do:

  • There are a few instructions still to be implemented
  • Need to add caches and bypassing (in progress)
  • Need to add supervisor state (in progress)