You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
microwatt/fpga
Benjamin Herrenschmidt e638c3e8ae fpga/bram: Generate stall signal
This doesn't yet pipeline the block RAM, just generate a valid stall
signal so it's compatible with a pipelined master

Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
5 years ago
..
LICENSE
arty_a7.xdc
clk_gen_bypass.vhd Fix clk_gen_bypass 5 years ago
clk_gen_mcmm.vhd
clk_gen_plle2.vhd
cmod_a7-35.xdc
firmware.hex
hello_world.hex
mw_soc_memory.vhdl fpga/bram: Generate stall signal 5 years ago
nexys-video.xdc
nexys_a7.xdc
pp_fifo.vhd fifo: Reformat 5 years ago
pp_soc_uart.vhd pp_uart: reformat 5 years ago
pp_utilities.vhd
soc_reset.vhdl
soc_reset_tb.vhdl
toplevel.vhdl