microwatt

A tiny Open POWER ISA softcore written in VHDL 2008

You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

Go to file

Benjamin Herrenschmidt cff4b13a9b wb_arbiter: Early master selection This flips the arbiter muxes on the same cycle as a new request comes in, thus avoiding a cycle latency. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>		5 years ago
fpga	ram: Rework main RAM interface	5 years ago
hello_world	…
media	…
scripts	ram: Rework main RAM interface	5 years ago
sim-unisim	…
tests	…
.gitignore	…
.travis.yml	…
LICENSE	…
Makefile	ram: Rework main RAM interface	5 years ago
README.md	ram: Rework main RAM interface	5 years ago
cache_ram.vhdl	dcache: Introduce an extra cycle latency to make timing	5 years ago
common.vhdl	dcache: Add a dcache	5 years ago
control.vhdl	…
core.vhdl	Add option to not flatten hierarchy	5 years ago
core_debug.vhdl	…
core_tb.vhdl	ram: Rework main RAM interface	5 years ago
countzero.vhdl	…
countzero_tb.vhdl	…
cr_file.vhdl	…
cr_hazard.vhdl	…
crhelpers.vhdl	crhelpers: Constraint "crnum" integer	5 years ago
dcache.vhdl	Move log2/ispow2 to a utils package	5 years ago
dcache_tb.vhdl	ram: Rework main RAM interface	5 years ago
decode1.vhdl	insn: Simplistic implementation of icbi	5 years ago
decode2.vhdl	…
decode_types.vhdl	decode: Reformat decode_types.vhdl	5 years ago
divider.vhdl	…
divider_tb.vhdl	…
dmi_dtm_dummy.vhdl	…
dmi_dtm_tb.vhdl	ram: Rework main RAM interface	5 years ago
dmi_dtm_xilinx.vhdl	…
execute1.vhdl	Merge pull request #113 from mikey/exec-sim-remove	5 years ago
fetch1.vhdl	…
fetch2.vhdl	…
glibc_random.vhdl	…
glibc_random_helpers.vhdl	…
gpr_hazard.vhdl	…
helpers.vhdl	…
icache.vhdl	Move log2/ispow2 to a utils package	5 years ago
icache_tb.vhdl	ram: Rework main RAM interface	5 years ago
icache_test.bin	icache_tb: Improve test and include test file	5 years ago
insn_helpers.vhdl	…
loadstore1.vhdl	dcache: Add a dcache	5 years ago
logical.vhdl	…
microwatt.core	ram: Rework main RAM interface	5 years ago
multiply.vhdl	…
multiply_tb.vhdl	…
plru.vhdl	plru: Improve sensitivity list	5 years ago
plru_tb.vhdl	…
ppc_fx_insns.vhdl	…
register_file.vhdl	…
rotator.vhdl	…
rotator_tb.vhdl	…
sim_bram.vhdl	ram: Rework main RAM interface	5 years ago
sim_bram_helpers.vhdl	ram: Rework main RAM interface	5 years ago
sim_bram_helpers_c.c	ram: Rework main RAM interface	5 years ago
sim_console.vhdl	…
sim_console_c.c	…
sim_jtag.vhdl	…
sim_jtag_socket.vhdl	…
sim_jtag_socket_c.c	…
sim_uart.vhdl	…
soc.vhdl	wb_arbiter: Make arbiter size parametric	5 years ago
utils.vhdl	Move log2/ispow2 to a utils package	5 years ago
wishbone_arbiter.vhdl	wb_arbiter: Early master selection	5 years ago
wishbone_bram_tb.bin	ram: Rework main RAM interface	5 years ago
wishbone_bram_tb.vhdl	ram: Rework main RAM interface	5 years ago
wishbone_bram_wrapper.vhdl	ram: Ack stores early	5 years ago
wishbone_debug_master.vhdl	wb_debug: Add wishbone pipelining support	5 years ago
wishbone_types.vhdl	wb_arbiter: Make arbiter size parametric	5 years ago
writeback.vhdl	writeback: Slightly improve timing	5 years ago

README.md

Microwatt

A tiny Open POWER ISA softcore written in VHDL 2008. It aims to be simple and easy to understand.

Simulation using ghdl

MicroPython running on Microwatt

You can try out Microwatt/Micropython without hardware by using the ghdl simulator. If you want to build directly for a hardware target board, see below.

Build micropython. If you aren't building on a ppc64le box you will need a cross compiler. If it isn't available on your distro grab the powerpc64le-power8 toolchain from https://toolchains.bootlin.com

git clone https://github.com/mikey/micropython
cd micropython
git checkout powerpc
cd ports/powerpc
make -j$(nproc)
cd ../../../

Microwatt uses ghdl for simulation. Either install this from your distro or build it. Next build microwatt:

git clone https://github.com/antonblanchard/microwatt
cd microwatt
make

Link in the micropython image:

ln -s ../micropython/ports/powerpc/build/firmware.bin main_ram.bin

Now run microwatt, sending debug output to /dev/null:

./core_tb > /dev/null

Synthesis on Xilinx FPGAs using Vivado

Install Vivado (I'm using the free 2019.1 webpack edition).
Setup Vivado paths:

source /opt/Xilinx/Vivado/2019.1/settings64.sh

Install FuseSoC:

pip3 install --user -U fusesoc

Create a working directory and point FuseSoC at microwatt:

mkdir microwatt-fusesoc
cd microwatt-fusesoc
fusesoc library add microwatt /path/to/microwatt/

Build using FuseSoC. For hello world (Replace nexys_video with your FPGA board such as --target=arty_a7-100):

fusesoc run --target=nexys_video microwatt --memory_size=8192 --ram_init_file=/path/to/microwatt/fpga/hello_world.hex

You should then be able to see output via the serial port of the board (/dev/ttyUSB1, 115200 for example assuming standard clock speeds). There is a know bug where initial output may not be sent - try the reset (not programming button on your board if you don't see anything.

To build micropython (currently requires 1MB of BRAM eg an Artix-7 A200):

fusesoc run --target=nexys_video microwatt

Testing

A simple test suite containing random execution test cases and a couple of micropython test cases can be run with:

make -j$(nproc) check

Issues

This is functional, but very simple. We still have quite a lot to do:

There are a few instructions still to be implemented
Need to add caches and bypassing (in progress)
Need to add supervisor state (in progress)