matthew1kalasky3
/
microwatt
forked from cores/microwatt
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

liteeth: Update yaml config

Browse Source 
csr_data_width is no longer required. Add ntxslots and nrxslots
parameters but set them to the default value.

Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
remove-potato-uart
Anton Blanchard 3 years ago committed by Anton Blanchard
parent 458dfe01a6
commit 12efb51bcc
2 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File

3
liteeth/gen-src/arty.yml
Unescape Escape View File

@ -8,8 +8,9 @@ vendor: xilinx
clk_freq: 100e6 clk_freq: 100e6
core: wishbone core: wishbone
endianness: little endianness: little
ntxslots: 2
nrxslots: 2


soc: soc:
mem_map: mem_map:
ethmac: 0x00010000 ethmac: 0x00010000
csr_data_width: 32

3
liteeth/gen-src/nexys-video.yml
Unescape Escape View File

@ -8,8 +8,9 @@ vendor: xilinx
clk_freq: 125e6 clk_freq: 125e6
core: wishbone core: wishbone
endianness: little endianness: little
ntxslots: 2
nrxslots: 2


soc: soc:
mem_map: mem_map:
ethmac: 0x00010000 ethmac: 0x00010000
csr_data_width: 32

Write Preview
Loading…
Cancel
Save