To produce verilog suitable for caravel: make DOCKER=1 FPGA_TARGET=caravel microwatt_asic.v ./caravel/process-microwatt-verilog.sh Signed-off-by: Anton Blanchard <anton@linux.ibm.com>