8 Commits (a061924a78f7ce542a9e4f514515e5a5dcc4f929)

Author	SHA1	Message	Date
Michael Neuling	1e1b799382	Remove FIXME comment ... This was mistakenly left behind in 4d5abfb430 ("Remove dynamic ranges from code") Signed-off-by: Michael Neuling <mikey@neuling.org>	5 years ago
Anton Blanchard	a2df2a10a2	Remove sim console ... We can force all existing code to use the UART console by passing 0 in bit zero of the sim config register. Signed-off-by: Anton Blanchard <anton@linux.ibm.com>	5 years ago
Anton Blanchard	a8f8c54b77	Move debug execute output into decode2 ... This covers all units, and we avoid double printing. Signed-off-by: Anton Blanchard <anton@linux.ibm.com>	5 years ago
Anton Blanchard	92a7152370	Rework pipeline, add stall and flush signals ... This adds stall and flush signals to the pipeline. Signed-off-by: Anton Blanchard <anton@linux.ibm.com>	5 years ago
Michael Neuling	4d5abfb430	Remove dynamic ranges from code ... Some VHDL compilers like verific [1] don't like these, so let's remove them. Lots of random code changes, but passes make check. Also add basic script to run verific and generate verilog. 1. https://www.verific.com/ Signed-off-by: Michael Neuling <mikey@neuling.org>	5 years ago
Anton Blanchard	0fd18c2455	Add srd and srw ... Signed-off-by: Anton Blanchard <anton@linux.ibm.com>	5 years ago
Anton Blanchard	73daacbcd4	Add sim only divw ... Signed-off-by: Anton Blanchard <anton@linux.ibm.com>	5 years ago
Anton Blanchard	5a29cb4699	Initial import of microwatt ... Signed-off-by: Anton Blanchard <anton@linux.ibm.com>	5 years ago