You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

Anton Blanchard 95b9f19882 Fix ghdl build error with pp_soc_memory ... Signed-off-by: Anton Blanchard <anton@linux.ibm.com>		5 years ago
..
LICENSE	Initial import of microwatt	5 years ago
clk_gen_bypass.vhd	Add dummy clock generator	5 years ago
clk_gen_plle2.vhd	Add and use plle2 primitive for nexys boards	5 years ago
firmware.hex	Add a few more FPGA related files	5 years ago
hello_world.hex	Rebuild hello world assuming a 50MHz clock	5 years ago
nexys-video.xdc	Initial import of microwatt	5 years ago
nexys_a7.xdc	Add constraint file for Nexys A7	5 years ago
nodivide.patch	Add a few more FPGA related files	5 years ago
pp_fifo.vhd	Initial import of microwatt	5 years ago
pp_soc_memory.vhd	Fix ghdl build error with pp_soc_memory	5 years ago
pp_soc_reset.vhd	Initial import of microwatt	5 years ago
pp_soc_uart.vhd	Initial import of microwatt	5 years ago
pp_utilities.vhd	Initial import of microwatt	5 years ago
toplevel.vhd	micropython only requires 512kB of BRAM	5 years ago